Semiconductor device manufacturing: process – Making passive device – Stacked capacitor
Reexamination Certificate
1999-09-29
2004-07-20
Wilczewski, Mary (Department: 2822)
Semiconductor device manufacturing: process
Making passive device
Stacked capacitor
C438S240000, C438S253000, C438S396000, C438S255000
Reexamination Certificate
active
06764916
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a manufacturing method for a semiconductor device and more particularly, to a manufacturing method for a semiconductor device using, as a capacitance film of a capacitor of a memory cell, a Ta
2
O
5
film which is a dielectric having a high dielectric constant.
2. Description of the Related Art
With the increase of integration density of a DRAM (Dynamic Random-Access Memory) which is a kind of semiconductor memory devices, it has been studied to use a Ta
2
O
5
film having a high dielectric constant, as a capacitance film of a capacitor of its memory cell. A dielectric capacitance film used for a capacitor of a DRAM is required to have high uniformity of film thickness and an excellent step coverage.
SUMMARY OF THE INVENTION
According to a first aspect of the present invention, there is provided a manufacturing method for a semiconductor device, including:
forming a silicon film on or above a semiconductor substrate, a surface of the silicon film having a first polycrystalline silicon film having mushroom or hemisphere-shaped crystal grains; and
forming a Ta
2
O
5
film on the silicon film at a pressure of 40 Pa or lower and at a temperature of 480° C. or lower, using a gas obtained by vaporizing Ta(OC
2
H
5
)
5
as a tantalum source gas.
According to a second aspect of the present invention, there is provided a manufacturing method for a semiconductor device, including:
forming an undulating film having a surface with concave-convex structure on or above a semiconductor substrate; and
forming a Ta
2
O
5
film on the undulating film at a pressure of 40 Pa or lower and at a temperature of 480° C. or lower, using a gas obtained by vaporizing Ta(OC
2
H
5
)
5
as a tantalum source gas.
REFERENCES:
patent: 5352623 (1994-10-01), Kamiyama
patent: 5407534 (1995-04-01), Thakur
patent: 5486488 (1996-01-01), Kamiyama
patent: 5554557 (1996-09-01), Koh
patent: 5650351 (1997-07-01), Wu
patent: 5677015 (1997-10-01), Hasegawa
patent: 5723379 (1998-03-01), Watanabe et al.
patent: 5885867 (1999-03-01), Shin et al.
patent: 6228702 (2001-05-01), Hirota
patent: 05-102422 (1993-04-01), None
patent: 05-299365 (1993-11-01), None
patent: 06-158328 (1994-06-01), None
patent: 6-196654 (1994-07-01), None
patent: 07-221201 (1995-08-01), None
patent: 10-209397 (1998-08-01), None
patent: 10-223856 (1998-08-01), None
patent: 10-233493 (1998-09-01), None
patent: 11-017153 (1999-01-01), None
patent: 11-040763 (1999-02-01), None
patent: 11-040774 (1999-02-01), None
patent: 2000-200883 (2000-07-01), None
Kwon et al. “Ta205 Capacitors for 1Gbit DRAM and Beyond”, IEEE, pp. 835-842, 1994.*
Wolf et al., “Chemical Vapor Deposition of Amorphous and Polycrystalline Films,” Silicon Processing for the VLSI Era, vol. 1—Process Technology, pp. 169-170, 1986.
Furukawa Ryoichi
Inokuchi Yasuhiro
Tagami Satoru
Tsuneda Masayuki
Yoshida Tadanori
Hitachi Kokusai Electric Inc.
Hogan & Hartson LLP
Thomas Toniae M.
Wilczewski Mary
LandOfFree
Manufacturing method for semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing method for semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method for semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3225056