Semiconductor device manufacturing: process – Making device or circuit emissive of nonelectrical signal – Including integrally formed optical element
Reexamination Certificate
2007-03-01
2010-10-26
Garber, Charles D (Department: 2812)
Semiconductor device manufacturing: process
Making device or circuit emissive of nonelectrical signal
Including integrally formed optical element
C257SE21174, C257SE21582, C428S432000, C428S702000
Reexamination Certificate
active
07820465
ABSTRACT:
A circuit pattern is formed by following steps: forming a light-blocking mask over a major surface of a light-transmitting substrate, forming a first film in a first region over the substrate and the mask, forming a photocatalytic film in at least a part of the first region over the first film, changing wettability of the first film in a second region which is in the first region, being in contact with the photocatalytic film, and not overlapping the mask, by light irradiation from a back surface opposite to the major surface of the substrate, removing the photocatalytic film, and forming a composition including a pattern forming material in the second region.
REFERENCES:
patent: 5696011 (1997-12-01), Yamazaki et al.
patent: 5852488 (1998-12-01), Takemura
patent: 6132800 (2000-10-01), Shimada et al.
patent: 6294313 (2001-09-01), Kobayashi et al.
patent: 6337731 (2002-01-01), Takemura
patent: 6399257 (2002-06-01), Shirota et al.
patent: 7176069 (2007-02-01), Yamazaki et al.
patent: 7208401 (2007-04-01), Nelson et al.
patent: 7273773 (2007-09-01), Yamazaki et al.
patent: 7365805 (2008-04-01), Maekawa et al.
patent: 2001/0035926 (2001-11-01), Yamaguchi et al.
patent: 2002/0079832 (2002-06-01), Van Tongeren et al.
patent: 2002/0109456 (2002-08-01), Morii et al.
patent: 2002/0132454 (2002-09-01), Ohtsu et al.
patent: 2003/0059686 (2003-03-01), Kobayashi et al.
patent: 2004/0131979 (2004-07-01), Li et al.
patent: 2005/0009327 (2005-01-01), Yoshida et al.
patent: 2005/0196711 (2005-09-01), Shiroguchi et al.
patent: 2005/0202681 (2005-09-01), Nelson et al.
patent: 2005/0221203 (2005-10-01), Fujii
patent: 2005/0287721 (2005-12-01), Yamamoto et al.
patent: 2006/0121745 (2006-06-01), Fujii
patent: 2006/0134918 (2006-06-01), Fujii et al.
patent: 2006/0158482 (2006-07-01), Nakamura et al.
patent: 2007/0026580 (2007-02-01), Fujii
patent: 2007/0093002 (2007-04-01), Maekawa et al.
patent: 2007/0196962 (2007-08-01), Morisue et al.
patent: 2007/0207274 (2007-09-01), Fujii
patent: 2008/0012076 (2008-01-01), Yamazaki et al.
patent: 2008/0105875 (2008-05-01), Maekawa et al.
patent: 2008/0199992 (2008-08-01), Maekawa et al.
patent: 1426606 (2003-06-01), None
patent: 11-207959 (1999-08-01), None
patent: 11-207959 (1999-08-01), None
patent: 11-251259 (1999-09-01), None
patent: 2001-272526 (2001-10-01), None
patent: 2003-059940 (2003-02-01), None
patent: 2003-059940 (2003-02-01), None
patent: 2005-311325 (2005-11-01), None
patent: 2005-311325 (2005-11-01), None
patent: WO-02/052660 (2002-07-01), None
patent: WO-2005/077549 (2005-08-01), None
Costellia Jeffrey L.
Garber Charles D
Isaac Stanetta D
Nixon & Peabody LLP
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Manufacturing method for a circuit pattern, a thin film... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing method for a circuit pattern, a thin film..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method for a circuit pattern, a thin film... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4219613