Television – Bandwidth reduction system
Patent
1995-12-18
1998-05-26
Britton, Howard W.
Television
Bandwidth reduction system
348423, H04N 750
Patent
active
057574324
ABSTRACT:
A computer system which manipulates audio and video signals. A multimedia input device which generates an audio and/or video signal is coupled to a processor. The processor is also coupled to a storage device upon which a decompression routine is stored, the decompression routine including a transposition routine. The transposition routine manipulates data elements associated with the audio or video signal in transposing an array of n rows of a plurality of data elements. The transposition routine causes the processor to interleave data elements from a first row with data elements from a second row to generate a first result. Data elements from a third row are interleaved with data elements from a fourth row to generate a second result. Then, data elements from the first result are interleaved with data elements from the second result to generate a third result.
REFERENCES:
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4498177 (1985-02-01), Larson
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4771379 (1988-09-01), Ando et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5095457 (1992-03-01), Jeong
patent: 5187679 (1993-02-01), Vassiliadis
patent: 5335321 (1994-08-01), Harney et al.
patent: 5598514 (1997-01-01), Purcell
patent: 5630174 (1997-05-01), Stone
patent: 5664218 (1997-09-01), Kim
Motorola User's Manual, MC 88110 Second Generation, RISC 1-22 Microprocessor, Chap. 1&3, 1991.
J. Shipnes, Graphics Processing with the 88110 RISC Microprocessor, IEEE (1992),pp. 169-174.
MC 88110 Second Generation RISC Microprocessor User's Manuel, Motorola Inc. (1991).
Errata to MC 88110 Second Generation RISC Microprocessor Use's Manual, Motorola Inc. (1992), pp. 1-11.
MC 88110 Programmer's Reference Guide, Motorola Inc. (1992), pp. 1-4.
i860.TM. Microprocessor Family Programmer's Reference Manual, Intel Corporation (1992), Ch. 1, 3, 8, 12.
R. B. Lee, Accelerating Multimedia With Enhanced Microprocessors, IEEE Micro (Apr. 1995), pp. 22-32.
TMS 320C2x User's Guide, Texas Instruments (1993) pp. 3-2 through 3-11; 3-28 through 3-34; 4-1 through 4-22; 4-41; 4-103; 4-119 through 4-120; 4-122; 4-150 through 4-151.
L. Gwennap, New PA-RISC Processor Decodes MPEG Video, Microprocessor Report (Jan. 1994), pp. 16, 17.
SPARC Technology Business, UltraSPARC Multimedia Capabilities On-Chip Support for Real-Time Video and Advanced Graphics, Sun Microsystems (Sep. 1994).
Y. Kawakami et al., LSI Applications: A Single-Chip Digital Signal Processor for Voiceband Applications, Solid State Circuits Conference, Digest of Technical Papers; IEEE International (1980).
B. Case, Philips Hopes to Displace DSPs with VLIW, Microprocessor Report (Dec. 94), pp. 12-18.
N. Margulis, l 860 Microprocessor Architecture, McGraw Hill, Inc. (1990) Ch. 6, 7, 8, 10, 11.
Pentium Processor User's Manual vol. 3: Architecture and Programming Manual, Intel Corporation (1993), Ch. 1, 3, 4, 6, 8, and 18.
Dulong Carole
Mennemeier Larry M.
Peleg Alexander D.
Britton Howard W.
Intel Corporation
LandOfFree
Manipulating video and audio signals using a processor which sup does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manipulating video and audio signals using a processor which sup, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manipulating video and audio signals using a processor which sup will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1968250