Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2007-03-27
2007-03-27
Eng, David Y. (Department: 2155)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
Reexamination Certificate
active
10774815
ABSTRACT:
An array processor includes processing elements (00, 01, 02, 03, 10, 11, 12, 13, 20, 21, 22, 23, 30, 31, 32, 33) arranged in clusters (e.g.,44, 46, 48, 50) to form a rectangular array (40). Inter-cluster communication paths (88) are mutually exclusive. Due to the mutual exclusivity of the data paths, communications between the processing elements of each cluster may be combined in a single inter-cluster path, thus eliminating half the wiring required for the path. The length of the longest communication path is not directly determined by the overall dimension of the array, as in conventional torus arrays. Rather, the longest communications path is limited by the inter-cluster spacing. Transpose elements of an N×N torus may be combined in clusters and communicate with one another through intra-cluster communications paths. Transpose operation latency is eliminated in this approach. Each PE may have a single transmit port (35) and a single receive port (37). Thus, the individual PEs are decoupled from the array topology.
REFERENCES:
patent: 3308436 (1967-03-01), Borck, Jr. et al.
patent: 4270170 (1981-05-01), Reddaway
patent: 4644496 (1987-02-01), Andrews
patent: 5574939 (1996-11-01), Keckler et al.
patent: 5717943 (1998-02-01), Barker et al.
patent: 0569783 (1993-11-01), None
Pechanek et al., M.F.A.S.T.: A Single Chip Highly Parallel Image Processing Architecture, Proceedings of the International Conference on Image Processing (ICIP), Oct. 23, 1995, pp. 69-72, vol. 3, Publisher: IEEE Comp. Soc. Press.
Kurak, Jr. Charles W.
Pechanek Gerald George
Altera Corporation
Eng David Y.
Priest & Goldstein PLLC
LandOfFree
Manifold array processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manifold array processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manifold array processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3750265