Manifold array processor

Details Manifold array processor Manifold array processor

1997-06-30

2000-02-08

Coleman, Eric

Electrical computers and digital processing systems: processing

Processing architecture

Array processor

712 10, 712 19, 712 11, G06F 1500

Patent

active

060237538

ABSTRACT:
An array processor includes processing elements arranged in clusters which are, in turn, combined in a rectangular array. Each cluster is formed of processing elements which preferably communicate with the processing elements of at least two other clusters. Additionally each inter-cluster communication path is mutually exclusive, that is, each path carries either north and west, south and east, north and east, or south and west communications. Due to the mutual exclusivity of the data paths, communications between the processing elements of each cluster may be combined in a single inter-cluster path. That is, communications from a cluster which communicates to the north and east with another cluster may be combined in one path, thus eliminating half the wiring required for the path. Additionally, the length of the longest communication path is not directly determined by the overall dimension of the array, as it is in conventional torus arrays. Rather, the longest communications path is limited only by the inter-cluster spacing. In one implementation, transpose elements of an N.times.N torus are combined in clusters and communicate with one another through intra-cluster communications paths. Since transpose elements have direct connections to one another, transpose operation latency is eliminated in this approach. Additionally, each PE may have a single transmit port and a single receive port. As a result, the individual PEs are decoupled from the topology of the array.

REFERENCES:
patent: 5065339 (1991-11-01), Vassiliadis et al.
patent: 5146420 (1992-09-01), Vassiliadis et al.
patent: 5146543 (1992-09-01), Vassiliadis et al.
patent: 5148515 (1992-09-01), Vassiliadis et al.
patent: 5475856 (1995-12-01), Kogge
patent: 5542026 (1996-07-01), Pechanek et al.
patent: 5546336 (1996-08-01), Pechanek et al.
patent: 5577262 (1996-11-01), Pechanek et al.
patent: 5612908 (1997-03-01), Pechanek et al.
patent: 5659785 (1997-08-01), Pechanek et al.
patent: 5826033 (1998-10-01), Hayashi et al.
Pechanek et al. "Multiple-Fold Clustered Processor Mesh Array", Proceedings Fifth NASA Symposium on VLSI Design, pp. 8.4.1-11, Nov. 4-5-1993, University of New Mexico, Albuquerque, New Mexico.
Pechanek et al. "A Massively Parallel Diagonal Fold Array Processor", 1993 International Conference on Application Specific Array Processors, pp. 140-143, Oct. 25-27, 1993, Venice, Italy.
S.-Y. Lee and J.K. Aggarawal "Parallel 2-D Convolution on a Mesh Connected Array Processor", IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. PAMI-9, pp. 590-594, Jul. 1987.
L. Uhr, Multi-Computer Architectures for Artificial Intelligence, New York, N.Y., John Wiley & Sons, Ch. 8, p. 97, 1987.
R. Cypher and J.L.C. Sanz, "SIMD Architectures and Algorithms for Image Processing and Computer Vision", IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 37, No. 12, pp. 2158-2174, Dec. 1989.
K.E. Batcher, "Design of a Massively Parallel Processor", IEEE Transactions on Computers, vol. C-29, No. 9, pp. 836-840, Sep. 1980.

Affiliated with

Also associated with

Rating

Manifold array processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Manifold array processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manifold array processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1689044