Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2008-12-08
2011-12-13
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S101000, C716S111000
Reexamination Certificate
active
08079009
ABSTRACT:
A system and method of managing interrupt requests from IP cores within an integrated circuit design can include capturing environmental constraints within constraint files for the integrated circuit design (where the constraints can include information regarding a board upon which an integrated circuit device is mounted, pin locations for interrupt signals, and the sensitivity of the interrupt signals), generating connections among interrupt sources, interrupt controllers, and interrupt request ports on microprocessor cores within a device environment, and automatically instantiating controller logic when interrupt controllers are lacking during compilation of the device design. The method and system can also identify within the design, processor and bus interconnections as well as each interrupt port on the IP cores and the sensitivity requirements for each port which can be stored within description files for a corresponding IP core instead of an HDL specification.
REFERENCES:
patent: 5717942 (1998-02-01), Haupt et al.
patent: 6028446 (2000-02-01), Agrawal et al.
patent: 6195774 (2001-02-01), Jacobson
patent: 6647508 (2003-11-01), Zalewski et al.
patent: 6766389 (2004-07-01), Hayter et al.
patent: 6857110 (2005-02-01), Rupp et al.
patent: 7028270 (2006-04-01), Lam et al.
patent: 7235999 (2007-06-01), Goetting et al.
patent: 7337422 (2008-02-01), Becker et al.
patent: 7389489 (2008-06-01), Chesal et al.
patent: 7552415 (2009-06-01), Sanchez et al.
patent: 7594211 (2009-09-01), Tian et al.
patent: 2005/0094446 (2005-05-01), Terazawa et al.
patent: 2005/0169318 (2005-08-01), Minemura et al.
patent: 2008/0244491 (2008-10-01), Ganesan et al.
U.S. Appl. No. 12/140,506, filed Jun. 17, 2008, Sinclair et al.
U.S. Appl. No. 12/186,414, filed Aug. 5, 2008, Sinclair et al.
Do Thuan
George Thomas
King John J.
Meles Pablo
Xilinx , Inc.
LandOfFree
Managing interrupt requests from IP cores does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Managing interrupt requests from IP cores, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Managing interrupt requests from IP cores will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4269451