Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2008-04-28
2010-06-08
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S011000, C712S014000, C712S015000, C713S189000
Reexamination Certificate
active
07734894
ABSTRACT:
An integrated circuit comprises a plurality of tiles. Each tile comprises a processor including a storage module, wherein the processor is configured to process multiple streams of instructions, a switch including switching circuitry to forward data received over data paths from other tiles to the processor and to switches of other tiles, and to forward data received from the processor to switches of other tiles, and coupling circuitry configured to couple data resulting from processing an instruction from at least one of the streams of instructions to the storage module and to the switch.
REFERENCES:
patent: 5485627 (1996-01-01), Hillis
patent: 5708836 (1998-01-01), Wilkinson et al.
patent: 5717942 (1998-02-01), Haupt et al.
patent: 5717943 (1998-02-01), Barker et al.
patent: 5892962 (1999-04-01), Cloutier
patent: 5898881 (1999-04-01), Miura et al.
patent: 6332165 (2001-12-01), Hagersten et al.
patent: 6467009 (2002-10-01), Winegarden et al.
patent: 6526461 (2003-02-01), Cliff
patent: 6738891 (2004-05-01), Fujii et al.
patent: 6751721 (2004-06-01), Webb, Jr. et al.
patent: 6859869 (2005-02-01), Vorbach
patent: 7394288 (2008-07-01), Agarwal
patent: 7461236 (2008-12-01), Wentzlaff
patent: 2002/0174381 (2002-11-01), Olarig et al.
patent: 2002/0198911 (2002-12-01), Blomgren et al.
patent: 2003/0101377 (2003-05-01), Dawkins et al.
patent: 2003/0120856 (2003-06-01), Neiger et al.
patent: 2003/0233521 (2003-12-01), Pudipeddi et al.
patent: 2004/0103264 (2004-05-01), Fujii et al.
patent: 2004/0250046 (2004-12-01), Gonzalez et al.
patent: 2004/0268286 (2004-12-01), New et al.
patent: 2005/0160253 (2005-07-01), Lescure
patent: 2006/0075236 (2006-04-01), Marek et al.
patent: 2006/0179429 (2006-08-01), Eggers et al.
patent: 2006/0277546 (2006-12-01), Rothman et al.
patent: 2007/0005919 (2007-01-01), Van Riel
patent: 2007/0061548 (2007-03-01), Jordan et al.
patent: 2008/0028408 (2008-01-01), Day et al.
patent: WO 2004/072796 (2004-08-01), None
Michael Taylor “The Raw Prototype Design Document”, V5.02, Department of Electrical Engineering and Computer Science MIT, Dec. 27, 2005.
USPTO Non-Final Office Action issued in U.S. Appl. No. 11/404,461, mailed Sep. 15, 2009, 22 pages.
Agarwal, Anant. “Raw Computation,”Scientific Americanvol. 281, No. 2: 44-47, Aug. 1999.
Taylor, Michael Bedford et. al., “Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams,”Proceedings of International Symposium on Computer Architecture, Jun. 2004.
Taylor, Michael Bedford et. al., “Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures,”Proceedings of the International Symposium on High Performance Computer Architecture, Feb. 2003.
Taylor, Michael Bedford et. al., “A 16-Issue Multiple-Program-Counter Microprocessor with Point-to-Point Scalar Operand Network,”Proceedings of the IEEE International Solid-State Circuits Conference, Feb. 2003.
Taylor, Michael Bedford et. al., “The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs,”IEEE Micro, pp. 25-35, Mar.-Apr. 2002.
Lee, Walter et. al., “Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine,”Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems(ASPLOS-VIII), San Jose, CA, Oct. 4-7, 1998.
Kim, Jason Sungtae et. al., “Energy Characterization of a Tiled Architecture Processor with On-Chip Networks,”International Symposium on Low Power Electronics and Design, Seoul, Korea, Aug. 25-27, 2003.
Barua, Rajeev et. al., “Compiler Support for Scalable and Efficient Memory Systems,”IEEE Transactions on Computers, Nov. 2001.
Waingold, Elliot et. al., “Baring it all to Software: Raw Machines,”IEEE Computer, pp. 86-93, Sep. 1997.
Lee, Walter et. al., “Convergent Scheduling,”Proceedings of the 35thInternational Symposium on Microarchitecture, Istanbul, Turkey, Nov. 2002.
Wentzlaff, David and Anant Agarwal, “A Quantitative Comparison of Reconfigurable, Tiled, and Conventional Architectures on Bit-Level Computation,”MIT/LCS Technical Report LCS-TR-944, Apr. 2004.
Suh, Jinwoo et. al., “A Performance Analysis of PIM, Stream Processing , and Tiled Processing on Memory-Intensive Signal Processing Kernels,”Proceedings of the International Symposium on Computer Architecture, Jun. 2003.
Barua, Rajeev et. al., “Maps: A Compiler-Managed Memory System for Raw Machines,”Proceedings of the Twenty-Sixth International Symposium on Computer Architecture(ISCA-26), Atlanta, GA, Jun. 1999.
Barua, Rajeev et. al., “Memory Bank Disambiguation using Modulo Unrolling for Raw Machines,”Proceedings of the Fifth International Conference on High Performance Computing, Chennai, India, Dec. 17-20, 1998.
Agarwal, A. et. al., “The Raw Compiler Project,”Proceedings of the Second SUIF Compiler Workshop, Stanford, CA, Aug. 21-23, 1997.
Taylor, Michael Bedford et. al., “Scalar Operand Networks,”IEEE Transactions on Parallel and Distributed Systems(Special Issue on On-Chip Networks), Feb. 2005.
Taylor, Michael. The Raw Prototype Design Document V5.01 [online]. Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Sep. 6, 2004 [retrieved on Sep. 25, 2006]. Retrieved from the Internet: <ftp://ftp.cag.lcs.mit.edu/pub/raw/documents/RawSpec99.pdf>.
Moritz, Csaba Andras et. al., “Hot Pages: Software Caching for Raw Microprocessors,”MIT/LCS Technical Memo LCS-TM-599, Aug. 1999.
Shinagawa, T. et al., “A Hierarchical Protection Model for Protecting Against Executable Content,” Computer Science and Technology 2003. Cancun, Mexico; May 19-21, 2003.
Rafiquzzaman (Introduction to Microprocessors and Microcomputer-Based Applications, 2ndEdition); Pub. Date: May 1995; Publisher: Taylor & Francis, Inc.; p. 574 (accessed via google books).
Wikipedia (Privilege [computer science], Jan. 7, 2006 revision).
Tilera (Tilera Processor Architecture Technology Brief), 2007.
Tilera (The Tile Processor Architecture: Embedded Multicore for Networking and Digital Multimedia); Aug. 20, 2007.
Wentzlaff et al. “On-Chip Interconnection Architecture of the Tile Processor” Micro, IEEE, Publication Date: Sep.-Oct. 2007, vol. 27, Issue: 5.
USPTO Non-Final Office Action in U.S. Appl. No. 11/404,207, mailed Nov. 13, 2008, 9 pages.
USPTO Non-Final Office Action in U.S. Appl. No. 11/404,187, mailed Feb. 5, 2009, 15 pages.
USPTO Non-Final Office Action in U.S. Appl. No. 12/130,462, mailed Mar. 3, 2009, 8 pages.
USPTO Non-Final Office Action in U.S. Appl. No. 11/404,655, mailed Mar. 23, 2009, 14 pages.
Agarwal Anant
Wentzlaff David
Alrobaye Idriss N
Chan Eddie P
Fish & Richardson P.C.
Tilera Corporation
LandOfFree
Managing data forwarded between processors in a parallel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Managing data forwarded between processors in a parallel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Managing data forwarded between processors in a parallel... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4233782