Fishing – trapping – and vermin destroying
Patent
1989-10-12
1990-06-19
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437192, 437193, 437189, 437200, 437 57, H01L 2946
Patent
active
049353764
ABSTRACT:
Integrated circuits are fabricated with thick self-aligned silicide runners on the field oxide by etching back the first dielectric to expose patterned polysilicon on the field oxide and then forming a silicide on the patterned polysilicon.
REFERENCES:
patent: 4374700 (1983-02-01), Scott et al.
patent: 4382827 (1983-05-01), Romado-Moran et al.
patent: 4392150 (1983-07-01), Courreges
patent: 4442591 (1984-04-01), Haken
patent: 4455737 (1984-06-01), Godejahn, Jr.
patent: 4619038 (1986-10-01), Pintchovski
patent: 4628590 (1986-12-01), Udo et al.
patent: 4734383 (1988-03-01), Ikeda et al.
Hillenius Steven J.
Lee Kuo-Hua
Lu Chih-Yuan
Sung Janmye
AT&T Bell Laboratories
Dang Trung
Hearn Brian E.
Laumann Richard D.
LandOfFree
Making silicide gate level runners does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Making silicide gate level runners, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Making silicide gate level runners will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2260250