Making a silicon-on-insulator transistor with selectable body no

Details Making a silicon-on-insulator transistor with selectable body no Making a silicon-on-insulator transistor with selectable body no

1988-07-29

1990-03-06

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437200, 437 84, 437 45, 357 237, H01L 2978

Patent

active

049065874

ABSTRACT:
A silicon-on-insulator MOS transistor is disclosed which has contact regions on both the source and drain sides of the gate electrode for potentially making contact to the body node from either side. Each contact region is of the same conductivity type as the body node, (for example, a p-type region for an n-channel transistor), and may be formed by blocking all source/drain implants from the contact regions, so that the contact region remains substantially with the same doping concentration as that of the body region. A mask is provided prior to silicidation so that the contact regions on either side of the gate electrode are not connected by silicide to the adjacent source/drain doped regions. Once a side is selected to be the source of the transistor, ohmic connection is then made between the abutting source region and the contact region by way of contacts through an overlying interlevel dielectric and metallization. A second embodiment of the transistor is disclosed which provides such contact with reduction in the channel width, by allowing the lightly-doped drain extension of the source and drain to be present between the contact region and the gate electrode at the surface of the structure. A configuration of multiple transistors on a common mesa is also disclosed, where each one of the transistors has a contact region on both sides of its gate so that all of the contact regions on the mesa are connected through the body nodes of the transistors. A single body-to-source node connection can thus provide body node bias for all of the transistors on the mesa.

REFERENCES:
patent: 4053916 (1977-10-01), Cricchi et al.
patent: 4057824 (1977-11-01), Woods
patent: 4425700 (1984-01-01), Sasaki et al.
patent: 4484209 (1984-11-01), Uchida
patent: 4489339 (1984-12-01), Uchida
patent: 4677735 (1987-07-01), Malhi
patent: 4753896 (1988-06-01), Matloubian
patent: 4791464 (1988-12-01), Ipin et al.
patent: 4799097 (1989-01-01), Szluck et al.
patent: 4809056 (1989-02-01), Shirato et al.
Tihanyi et al., "Properties of ESFI MOS Transistors Due to the Floating Substrate and the Finite Volume," IEEE Trans. E.D., vol. ED-22, No. 11, Nov. 1975, pp. 1017-1023.
Tihanyi et al., "Influence of the Floating Substrate Potential on the Characteristics of ESFI MOS Transistors," Solid State Electronics, vol. 18 (Pergamon 1975) pp. 309-314.
Kumamoto et al., "An SOI Structure for Flash A/D Converter," IEEE J. Sol. State Circ., vol. 23, No. 1 (Feb. 1988) pp. 198-201.
Lee et al., "Island-Edge Effects in CMOS/SOS Transistors," IEEE Trans. E.D., vol. ED-25, No. 8 (Aug. 1978) pp. 971-978.

Affiliated with

Also associated with

Rating

Making a silicon-on-insulator transistor with selectable body no does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Making a silicon-on-insulator transistor with selectable body no, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Making a silicon-on-insulator transistor with selectable body no will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-47322