Major/minor loop bubble memory with timing loop

Details Major/minor loop bubble memory with timing loop Major/minor loop bubble memory with timing loop

1978-03-27

1980-02-26

Moffitt, James W.

Static information storage and retrieval

Magnetic bubbles

Plural interacting paths

365 12, G11C 1908

Patent

active

041909003

ABSTRACT:
A major/minor loop bubble memory configuration that provides gap free serial access to the data in the minor loops and which maintains the non-volatility of data when subjected to a power-on-off-on sequence. The configuration includes a timing minor loop in combination with the data storage minor loops in the major/minor loop array. The placement of a single timing bubble within the timing loop permits gap free serial access to the data in the remaining storage minor loops.

REFERENCES:
patent: 4027283 (1977-05-01), Tang
patent: 4159412 (1979-06-01), Naden et al.

Affiliated with

Also associated with

Rating

Major/minor loop bubble memory with timing loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Major/minor loop bubble memory with timing loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Major/minor loop bubble memory with timing loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2115901