Multiplex communications – Wide area network – Packet switching
Patent
1997-11-12
1999-03-02
Pan, Daniel H.
Multiplex communications
Wide area network
Packet switching
39520062, 39520064, 370388, 370394, G06F 1338, G06F 1314, H04Q 1104
Patent
active
058782290
ABSTRACT:
A sequence in which two or more of the data units enter the network node, via a specific one of the multiple ports, is recorded. And, the two or more of the data units are transmitted from the network node according to the recorded sequence. The method and system achieve the recording of sequence via the following. In response to an insertion of one of the two or more data units into a specific one of the multiple processor subsystems, the specific one of the multiple processor subsystems is associated with a specific one of the multiple ports by which the one of the two or more data units entered the network node, and any other of the multiple processor subsystems that are currently processing on any other of the two or more data units that entered the network node through the specific one of the multiple ports is noted. Thereafter, any request to transmit by the specific one of the multiple processors is honored if it is determined that the data unit with the requesting processor is next according to the recorded sequence. The data unit is determined to be next in sequence if all of the multiple processors, that were processing on other data units which entered through the specific one of the multiple ports, have completed processing.
REFERENCES:
patent: 5278828 (1994-01-01), Chao
patent: 5323392 (1994-06-01), Ishii et al.
patent: 5406556 (1995-04-01), Widjaja et al.
patent: 5483521 (1996-01-01), Aramaki
patent: 5583868 (1996-12-01), Rashid et al.
patent: 5590122 (1996-12-01), Sandorfi et al.
patent: 5610914 (1997-03-01), Yamada
patent: 5617417 (1997-04-01), Sathe et al.
patent: 5757783 (1998-05-01), Eng et al.
"Buffer Management Scheme for Gigabit IP Routers", IBM Technical Disclosure Bulletin, vol. 36, No. 2, Feb. 1993.
"Device Queue Management", IBM Technical Disclosure Bulletin, vol. 31, No. 10, Mar. 1989.
Bass Brian M.
Ku Edward Hau-chun
Lemke Scott J.
Rash Joseph M.
Reiss Loren Blair
International Business Machines - Corporation
Pan Daniel H.
Timar John J.
LandOfFree
Maintaining frame sequence in a multiprocessor network device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Maintaining frame sequence in a multiprocessor network device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Maintaining frame sequence in a multiprocessor network device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-431274