Maintaining code consistency among plural instruction sets via f

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395708, 395709, 395712, G06F 9445

Patent

active

060028769

ABSTRACT:
A method of producing a computer program for a computer capable of operating in a plurality of disjoint instruction sets. The method produces a plurality of independently callable functions. For each function the method determines a target instruction set employed by the function. The method provides the function with a name corresponding to the target instruction set. The function name is preferably a modification of a user provided function name corresponding to the target instruction set. The method identifies each call of another independent function and provides each with a name corresponding to the target instruction set. The method produces a veneer function for each function and for each other instruction set. The veneer functions include changing the computer from operating in the other instruction set to operating in the target instruction set, calling the corresponding function, changing the computer to operate in the other instruction set, and a return command. Each veneer function is provided with a name corresponding to the other instruction set. Each function and its corresponding veneer functions are converted into a linkable object code module and then linked into an executable object code file of the computer program. The linker preferably omits from the executable object code file any veneer functions not called by a function.

REFERENCES:
patent: 4870614 (1989-09-01), Quatse
patent: 5159687 (1992-10-01), Richburg
patent: 5303358 (1994-04-01), Baum
patent: 5488573 (1996-01-01), Brown et al.
patent: 5572666 (1996-11-01), Whitman
patent: 5619665 (1997-04-01), Emma
patent: 5621639 (1997-04-01), Fray
patent: 5625567 (1997-04-01), Mankin et al.
patent: 5740461 (1998-04-01), Jaggar
Aho et al., "Compiler Principles, Techniques, and Tools", Addison-Wesley, pp. 1-19, Mar. 1988.
Bolychevsky et al., "Dynamic Scheduling in RISC Architectures", IEEE, pp. 309-317, Sep. 1996.
Quammen et al., "A RISC Architecture for Multitasking", IEEE, pp. 230-237, 1988.
Bunda et al., "16-bit vs 32-bit Instructions for Pipelined Microprocessors", ACM, pp. 237-246, 1993.
Huang et al., "Hardware/Software Resolution of Pipeline Hazards in Pipeline Synthesis of Instruction Set Processors", ACM, pp. 594-599, 1993.
Miller et al., "A Model for Dataflow based vector execution", ACM, pp. 11-22, 1994.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Maintaining code consistency among plural instruction sets via f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Maintaining code consistency among plural instruction sets via f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Maintaining code consistency among plural instruction sets via f will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-871892

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.