Static information storage and retrieval – Interconnection arrangements – Magnetic
Reexamination Certificate
2008-07-29
2008-07-29
Pham, Ly D (Department: 2827)
Static information storage and retrieval
Interconnection arrangements
Magnetic
C365S130000, C365S132000, C365S158000, C365S230030, C365S232000
Reexamination Certificate
active
07405958
ABSTRACT:
According to the semiconductor memory device of this invention, an XP type MRAM cell array and an STr type MRAM cell array are formed on a single chip. The XP type MRAM cell array is laid over the STr type MRAM cell array to form a layered structure. The STr type MRAM cell array serves as a work memory area, while the XP type MRAM cell array serves as a data storage area. A cell of the XP type MRAM cell array and a cell of the STr type MRAM cell array may be connected to a same bit-line. By passing predetermined current through the bit-line, and passing current through a first word-line connected to the cell of the XP type MRAM cell array, and through a second word-line connected to the cell of the STr type MRAM cell array, it is possible to simultaneously write data into the cells of the XP and STr type MRAM cell arrays.
REFERENCES:
patent: 4559616 (1985-12-01), Bruder
patent: 5524094 (1996-06-01), Nobukata et al.
patent: 5703828 (1997-12-01), Park et al.
patent: 5726947 (1998-03-01), Yamazaki et al.
patent: 5836007 (1998-11-01), Clinton et al.
patent: 5856940 (1999-01-01), Rao
patent: 6005814 (1999-12-01), Mulholland et al.
patent: 6044024 (2000-03-01), Barth et al.
patent: 6049497 (2000-04-01), Yero
patent: 6104632 (2000-08-01), Nishimura
patent: 6115315 (2000-09-01), Yoshida
patent: 6134169 (2000-10-01), Tanaka
patent: 6236590 (2001-05-01), Bhattacharyya et al.
patent: 6246634 (2001-06-01), Nojima
patent: 6269027 (2001-07-01), Hurst, Jr. et al.
patent: 6314020 (2001-11-01), Hansen et al.
patent: 6335890 (2002-01-01), Reohr et al.
patent: 6522577 (2003-02-01), Earl et al.
patent: 6597598 (2003-07-01), Tran et al.
patent: 6636436 (2003-10-01), Perner
patent: 6741513 (2004-05-01), Honigschmid et al.
patent: 6781896 (2004-08-01), Lammers et al.
patent: 6839260 (2005-01-01), Ishii
patent: 7030488 (2006-04-01), Kiss
patent: 2001/0002884 (2001-06-01), Hiraki et al.
patent: 2001/0023922 (2001-09-01), Doll
patent: 2002/0012266 (2002-01-01), Gogl et al.
patent: 2002/0052633 (2002-05-01), Prutchi et al.
patent: 2002/0074575 (2002-06-01), Bangert
patent: 2002/0087805 (2002-07-01), Lee
patent: 2002/0141232 (2002-10-01), Saito et al.
patent: 2002/0197792 (2002-12-01), Hsu et al.
patent: 2003/0080414 (2003-05-01), Kiss
patent: 2003/0229831 (2003-12-01), Jeon
patent: 2004/0013022 (2004-01-01), Boehm et al.
patent: 2004/0174728 (2004-09-01), Takano et al.
patent: 2004/0232497 (2004-11-01), Akiyama et al.
patent: 2004/0264242 (2004-12-01), Nejad et al.
patent: 2005/0040883 (2005-02-01), Saitoh
patent: 2005/0128808 (2005-06-01), Sakui
patent: 10121182 (2002-10-01), None
Durlam et al. NonVolatile RAM based on Magnetic Tunnel Junction Elements. IEEE 2000 pp. 130-131.
Katten Muchin & Rosenman LLP
NEC Electronics Corporation
Pham Ly D
LandOfFree
Magnetic memory device having XP cell and Str cell in one chip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Magnetic memory device having XP cell and Str cell in one chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Magnetic memory device having XP cell and Str cell in one chip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2756258