Boots – shoes – and leggings
Patent
1980-02-07
1983-11-15
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 900, G06F 922, G06F 930
Patent
active
044159692
ABSTRACT:
An instruction translator unit which receives an instruction stream from a main memory of a microprocessor, for latching data fields, for generating microinstructions necessary to emulate the function encoded in an instruction, and for transferring the data and microinstructions to a microinstruction execution unit over an output bus. The instruction unit includes an instruction decoder (ID) which interprets the fields of received instructions and generates single forced microinstructions and starting addresses of multiple-microinstruction routines. A microinstruction sequencer (MIS) accepts the forced microinstructions and the starting addresses and places on the output bus correct microinstruction sequences necessary to execute the received instruction. The microinstruction routines are stored in a read-only memory (ROM) in the MIS. The starting addresses received from the ID are used to index into and to fetch these microinstructions from the ROM. Forced microinstructions bypass the ROM and are transferred directly by the MIS to the execution unit.
The ID processes macroinstructions comprised of variable bit length fields by utilizing an extractor in conjunction with a bit pointer (BIP) for stripping off the bits comprising a particular field. The extracted field is presented to a state machine which decodes the particular field and generates data, microinstructions and starting addresses relating to the particular field for use by the MIS. The state machine then updates the BIP by the bit count of the particular field so that it points to the next field to be extracted.
REFERENCES:
patent: 4075687 (1978-02-01), Nissen et al.
patent: 4118776 (1978-10-01), Isomura
patent: 4126896 (1978-11-01), Yamazaki
patent: 4130869 (1978-12-01), Kinoshita et al.
patent: 4131943 (1978-12-01), Shiraogawa
Bayliss John A.
Colley Stephen R.
Kravitz Roy H.
Richardson William S.
Singh Gurdev
Intel Corporation
Lamb Owen L.
Mills John G.
Shaw Gareth D.
LandOfFree
Macroinstruction translator unit for use in a microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Macroinstruction translator unit for use in a microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Macroinstruction translator unit for use in a microprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-162322