Macrocell array having real time diagnostics

Details Macrocell array having real time diagnostics Macrocell array having real time diagnostics

1983-07-01

1986-03-11

Levy, Stewart J.

Electricity: measuring and testing

Plural, automatically sequential tests

371 25, G01R 3128

Patent

active

045756740

ABSTRACT:
A macrocell array is provided wherein a plurality of cells, each having a plurality of semiconductor devices interconnected for providing logic functions, are selectively interconnected to one another and to input/output pads by a plurality of horizontal and vertical routing channels in one or more metallization layers. An on-chip diagnostic circuit is provided for diagnosing a plurality of serially connected latches, or flip-flops, in real time. A first logic gate has inputs adapted to receive a data signal and a data enable signal for inputting data into the latches. A second logic gate has inputs adapted to receive a shift-data-in signal and a shift enable signal for shifting the data through the latches. A third logic gate has inputs adapted to receive a hold signal and an output of a first of the plurality of serially connected latches for capturing the states in each of the latches at a given time. A fourth logic gate has inputs adapted to receive a complement enable signal and an output of the first latch for allowing desired test data to simultaneously appear at all the latches under test.

REFERENCES:
patent: 4139818 (1979-02-01), Schneider
patent: 4225957 (1980-09-01), Doty, Jr. et al.
patent: 4277699 (1981-07-01), Brown et al.
patent: 4435806 (1984-03-01), Segers et al.
patent: 4441074 (1984-04-01), Bockett-Pugh et al.
patent: 4477902 (1984-10-01), Puri et al.
patent: 4503387 (1985-03-01), Rutledge et al.
patent: 4503536 (1985-03-01), Panzer
patent: 4503537 (1985-03-01), McAnney
patent: 4504784 (1985-03-01), Goel et al.
Dasgupta, S., et al., "Set-Reset Shift Register Latch . . . ", IBM Technical Disclosure Bulletin, vol. 18, No. 10, Mar. 1976, p. 3258.
Dasgupta, S., "LSSD Scan Technique", IBM Technical Disclosure Bulletin, vol. 24, No. 8, Jan. 1982, p. 4425.
Siegel, M., "LSSD Design Multiple Scan Paths", IBM Technical Disclosure Bulletin, vol. 24, No. 8, Jan. 1982, pp. 4426-4427.

Affiliated with

Also associated with

Rating

Macrocell array having real time diagnostics does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Macrocell array having real time diagnostics, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Macrocell array having real time diagnostics will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2192906