LSI Circuit logic structure including data compression circuitry

Details LSI Circuit logic structure including data compression circuitry LSI Circuit logic structure including data compression circuitry

1979-10-19

1982-03-16

Malzahn, David H.

Excavating

371 18, G06F 1126

Patent

active

043205097

ABSTRACT:
A logic structure for an LSI digital circuit includes data compression circuitry for deriving a signature word from the data on a multiplicity of internal nodes which are not directly accessible from the terminals of the circuit. The signature word provides error information concerning the data on the internal nodes which are not otherwise available for testing purposes. The addition of data compression circuitry facilitates the testing of LSI digital circuits and can be complemented with minimal overhead chip area.

REFERENCES:
patent: 3582633 (1971-06-01), Webb
patent: 3958110 (1976-05-01), Hong et al.
patent: 3976864 (1976-08-01), Gordon et al.
patent: 4074851 (1978-02-01), Eichelberger et al.
patent: 4167780 (1979-09-01), Hayashi
patent: 4176258 (1979-11-01), Jackson
Pynn, "In-Circuit Tester Using Signature Analysis Adds Digital LSI to its Range", Electronics, May, 24, 1979, pp. 153-157.

Affiliated with

Also associated with

Rating

LSI Circuit logic structure including data compression circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with LSI Circuit logic structure including data compression circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LSI Circuit logic structure including data compression circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1645213