Lower processing rate decision feedback equalizer for higher...

Details Lower processing rate decision feedback equalizer for higher... Lower processing rate decision feedback equalizer for higher...

2011-04-19

2011-04-19

Bocure, Tesfaldet (Department: 2611)

Pulse or digital communications

Equalizers

Automatic

C375S231000, C375S350000

Reexamination Certificate

active

07929598

ABSTRACT:
Briefly, in accordance with one or more embodiments, parallel DFE processing may be utilized for single carrier systems that employ cyclic prefixes. The achieved parallelism allows working at contemporary clock rates that are significantly lower than the required sampling rate at high bandwidth systems such as 60 GHz transmissions.

REFERENCES:
patent: 6370191 (2002-04-01), Mahant-Shetti et al.
patent: 2008/0080612 (2008-04-01), Garth et al.
David Falconer et al., “Frequency Domain Equalization for Single-Carrier Broadband Wireless System,” IEEE Communications Magazine, Apr. 2002, pp. 58-66.

Affiliated with

Also associated with

Rating

Lower processing rate decision feedback equalizer for higher... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Lower processing rate decision feedback equalizer for higher..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lower processing rate decision feedback equalizer for higher... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2623429