Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1992-10-23
1994-10-11
Hudspeth, David R.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307451, 307475, H03K 1716
Patent
active
053550285
ABSTRACT:
A complementary MOS buffer and amplifier stage is described herein and is useful for operation in a pump circuit of the type where an integrated circuit substrate is driven above Vcc or below ground potential. This operation serves to minimize parasitic capacitance loading and stabilize MOS device thresholds and consumes very little power. The CMOS buffer and amplifier stage includes first and second complementary input transistors cascaded to drive, respectively, first and second complementary output transistors, and lumped resistance means are connected in series between the first and second complementary input transistors and between the gate electrodes of the first and second complementary output transistors. The resistance means are operative in combination with the capacitance generated at the gate electrodes of the first and second output transistors to generate a circuit time constant that turns one of the first and second complementary output transistors completely off before the other complementary output transistor turns on. This operation completely eliminates crossover currents in the output of the buffer and amplifier stage which would otherwise represent undesirable power losses in the circuit. Advantageously, the resistance means, R, is provided in a preferred embodiment of the invention using one or more long channel MOS transistors connected between the gate electrodes of the first and second complementary output transistors and these devices operate in such a manner as to minimize parasitic capacitance introduced across the resistance means when the buffer and amplifier stage is switched from one to the other of its two conductive states.
REFERENCES:
patent: 4103188 (1978-07-01), Morton
patent: 4563594 (1986-01-01), Koyama
patent: 4818901 (1989-04-01), Young et al.
patent: 4920280 (1990-04-01), Cho et al.
patent: 4961007 (1990-10-01), Kumanoya et al.
patent: 5061864 (1991-10-01), Rogers
patent: 5120992 (1992-06-01), Miller et al.
Fox III Angus C.
Hudspeth David R.
Micro)n Technology, Inc.
LandOfFree
Lower power CMOS buffer amplifier for use in integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Lower power CMOS buffer amplifier for use in integrated circuit , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lower power CMOS buffer amplifier for use in integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1661026