Data processing: artificial intelligence – Neural network
Patent
1996-10-15
2000-02-29
Fetting, Anton W.
Data processing: artificial intelligence
Neural network
706 27, G06F 1518
Patent
active
060321407
ABSTRACT:
A neural network including a number of synaptic weighting elements, and a neuron stage; each of the synaptic weighting elements having a respective synaptic input connection supplied with a respective input signal; and the neuron stage having inputs connected to the synaptic weighting elements, and being connected to an output of the neural network supplying a digital output signal. The accumulated weighted inputs are represented as conductances, and a conductance-mode neuron is used to apply nonlinearity and produce an output. The synaptic weighting elements are formed by memory cells programmable to different threshold voltage levels, so that each presents a respective programmable conductance; and the neuron stage provides for measuring conductance on the basis of the current through the memory cells, and for generating a binary output signal on the basis of the total conductance of the synaptic elements.
REFERENCES:
patent: 4956564 (1990-09-01), Holler et al.
patent: 4961002 (1990-10-01), Tam et al.
patent: 4988891 (1991-01-01), Mashiko
patent: 5004932 (1991-04-01), Nejime
patent: 5021693 (1991-06-01), Shima
patent: 5021988 (1991-06-01), Mashiko
patent: 5053638 (1991-10-01), Furutani et al.
patent: 5056037 (1991-10-01), Eberhardt
patent: 5146602 (1992-09-01), Holler et al.
patent: 5155377 (1992-10-01), Castro
patent: 5155802 (1992-10-01), Mueller et al.
patent: 5187680 (1993-02-01), Engeler
patent: 5202956 (1993-04-01), Mashiko
patent: 5256911 (1993-10-01), Holler et al.
patent: 5268320 (1993-12-01), Holler et al.
patent: 5274746 (1993-12-01), Mashiko
patent: 5298796 (1994-03-01), Tawel
patent: 5336937 (1994-08-01), Sridhar et al.
patent: 5343555 (1994-08-01), Yayla et al.
patent: 5396581 (1995-03-01), Mashiko
patent: 5444821 (1995-08-01), Li et al.
patent: 5475794 (1995-12-01), Mashiko
patent: 5509105 (1996-04-01), Roenker et al.
patent: 5615305 (1997-03-01), Nunally
Graf et al., "A CMOS Associative Memory Chip," Proc. IEEE First International Conference Neural Networks, M. Caudill and C. Butler (ed.), SOS Printing, San Diego, CA, 1987, pp. III-461--III-468.
Costto, E. and H.P. Graf, "NET32K High Speed Image Understanding System," Proc. Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems, IEEE Computer Society Press, Los Alamitos, CA, 1994, pp. 413-421.
Kramer et al., "Ultra-Low-Power Analog Associative Memory Core Using Flash-EEPROM-Based Programmable Capacitors," Proc. 1995 International Symposium on Low Power Design, Association for Computing Machinery, Dana Point, CA, 1995, pp. 203-208.
Jain, Jaswant R. and Anil K. Jain, "Displacement Measurement and Its Application in Interframe Image Coding," IEEE Transactions on Communications 29(12):1799-1808, Dec. 1981.
Degrauwe et al., "A Micropower CMOS-Instrumentation Amplifier," IEEE J. of Solid-State Circuits 20(3):805-807, Jun. 1985.
Sage et al., "An Artificial Neural Network Integrated Circuit Based on MNOS/CCD Principles," Proc. Conf. Neural Networks for Computing, J.S. Denker (ed.), Amer. Inst. of Physics, Snowbird, UT, 1986, pp. 381-385.
Seevinck, Evert and Roelof F. Wassenaar, "A Versatile CMOS Linear Transconductor/ Square-Law Function Circuit," IEEE J. of Solid-State Circuits 22(3):366:377, Jun. 1987.
Kramer et al., "EEPROM Device as a Reconfigurable Analog Element For Neural Networks," IEDM Tech. Digest, pp. 10.3.1-10.3.4, Dec. 1989.
Graf, Hans Peter and Don Henderson, "A Reconfigurable CMOS Network," IEEE ISSCC, pp. 144-145, Feb. 1990.
Boser et al., "An Analog Neural Network Processor With Programmable Topology," IEEE J. of Solid-State Circuits 26(12):2017-2025, Dec. 1991.
Satyanarayana et al., A Reconfigurable VLSI Neural Network, IEEE J. of Solid-State Circuits 27(1):67-81, Jan. 1992.
Chandrakasan et al., "Low-Power CMOS Digital Design," IEEE J. of Solid-State Circuits 27(4):473-484, Apr. 1992.
Guardiani et al., "Applying a submicron mismatch model to practical IC design," Proc. of the CICC, pp. 13.3.1-13.3.4, 1994.
Kramer et al., "Flash-Based Programmable Nonlinear Capacitor for Switched-Capacitor Implementations of Neural Networks," IEDM Tech. Dig., pp. 17.6.1-17.6.4, Dec. 1994.
Lazzaro et al., "Systems Technologies for Silicon Auditory Models," IEEE Micro 14(3): 7-15, Jun. 1994.
Konig et al., Massively Parallel VLSI-Implementation of a Dedicated Neural Network for Anomaly Detection in Automated Visual Quality Control, Proc. Microneuro, pp. 354-364, Sep. 1994.
Kovacs-V., Zsolt M. and Roberto Guerrieri, "Massively-Parallel Handwritten Character Recognition Based on the Distance Transform," Pattern Recognition 28(3):293-301, 1995.
Fabbrizio et al., "Low Power, Low Voltage Conductance-Mode CMOS Analog Neuron," Proc. of MicroNeuro, pp. 111-115, 1996.
Tomasini et al., "B/W Adaptive Image With Analog Motion Vector Estimator at 0.3GOPS," ISSCC Dig. Of Tech Papers, pp. 94-95, 425, 1996.
Holler et al., "An Electrically Trainable Artificial Neural Network (ETANN) With 10240 `Floating Gate` Synapses," Proc. IJCNN, pp. 2.191-2.196, Jun. 1989.
Sze, S.M., Physics of Semiconductor Devices, 2 ed., Wiley, 1981, p. 403.
Tsukano et al., "A New CMOS Neuron Circuit Based on a Cross-Coupled Current Comparator Structure," IEICE Transactions of Fundamentals of Electronics E75-A(7): 937-943, Jul. 1992.
Hollis, Paul W. and John J. Paulos, Artificial Neural Network Using MOS Analog Multipliers, IEE J. of Solid-State Circuits 25(3):849-855, Jun. 1990.
Sin et al., "EEPROM as an Analog Storage Device, With Particular Applications in Neural Networks," IEEE Transactions on Electron Devices 39(6):1410-1419, Jun. 1992.
Colli Gianluca
Fabbrizio Vito
Kramer Alan
Fetting Anton W.
Galanthay Theodore E.
Shah Sanjiv
STMicroelectronics S.r.l.
Tarleton E. Russell
LandOfFree
Low-voltage, very-low-power conductance mode neuron does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-voltage, very-low-power conductance mode neuron, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-voltage, very-low-power conductance mode neuron will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-692177