Low voltage swing CMOS receiver circuit

Details Low voltage swing CMOS receiver circuit Low voltage swing CMOS receiver circuit

1987-05-26

1988-10-18

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307443, 307448, 307451, H03K 19092, H03K 1716, H03K 19017

Patent

active

047790156

ABSTRACT:
A simple CMOS receiver or buffer circuit is provided which includes a first inverter having its output connected to the input of a second inverter with rapid switching action in the first inverter at even low input voltage swings achieved by a parallel circuit that alters the first inverter switching point under the control of the applied input voltage. Third and fourth inverters are added for increasing the drive capability of the circuit.

REFERENCES:
patent: 4031409 (1977-06-01), Shimada et al.
patent: 4258272 (1981-03-01), Huang
patent: 4295065 (1981-10-01), Hseih et al.
patent: 4437171 (1984-03-01), Hudson et al.
patent: 4438352 (1984-03-01), Mardkha
patent: 4475050 (1984-10-01), Noufer
patent: 4687954 (1987-08-01), Yasuda et al.

Affiliated with

Also associated with

Rating

Low voltage swing CMOS receiver circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low voltage swing CMOS receiver circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage swing CMOS receiver circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1196734