Static information storage and retrieval – Floating gate – Particular connection
Patent
1997-01-02
1998-08-04
Zarabian, A.
Static information storage and retrieval
Floating gate
Particular connection
365149, 36518527, G11C 1134
Patent
active
057904553
ABSTRACT:
P channel EEPROM cells are designed for integration into arrays written with single polarity signals developed from small, low power charge pumps. These cells reduce the additional masking steps that must be added to a CMOS logic process for EEPROM to only one additional step. The novel cells of this invention enable the array to function with a V.sub.PP about 2 V less than that required by an N channel EEPROM cell, with similar writing speed and tunnel oxide thickness.
REFERENCES:
patent: 4115914 (1978-09-01), Harari
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky
patent: 4209849 (1980-06-01), Schrenk
patent: 4399523 (1983-08-01), Gerber et al.
patent: 4477825 (1984-10-01), Yaron et al.
patent: 4479203 (1984-10-01), Kuo
patent: 4558344 (1985-12-01), Perlegos
patent: 4616339 (1986-10-01), Cuppens et al.
patent: 4701776 (1987-10-01), Perlegos et al.
patent: 5295096 (1994-03-01), Nakajima
patent: 5404329 (1995-04-01), Yamagata et al.
patent: 5430675 (1995-07-01), Yajima et al.
patent: 5490107 (1996-02-01), Akaogi et al.
patent: 5568421 (1996-10-01), Aritome
patent: 5636160 (1997-06-01), Omino et al.
"A 1.5 V Single-Supply One-Transistor CMOS EEPROM", Bernard Gerber, Jean-Claude Martin, Jean Fellrath, IEEE Journal of Solid-State Circuits, vol. SC-16, No. 3, Jun. 1981, pp. 195-200.
"Session XII: PROMs and EROMs, THPM 12.6: A 16kb Electrically Erasable Nonvolatile Memory", William S. Johnson, George Perlegos, Alan Renninger, Greg Kuhn and T.R. Ranganath, ISSCC 80, Thursday, Feb. 14, 1980, Continental Ballroom 4-5/4:15 p.m., pp. 152-153.
"Low-Voltage Single Supply CMOS Electrically Erasable Read-Only Memory", Bernard Gerber and Jean Fellrath, IEEE Transactions on Electron Devices, vol. ED-27, No. 7, Jul. 1980, p. 1211-1216.
Yeargain, J and Kuo, C, A High Density Floating-Gate EEPROM Cell, IEEE IEDM 81, 2.2 (1981).
Ohnakado, T., et al., Novel Electron Injection Method Using Band-to-Band Tunneling Induced Hot Electron (BBHE) for Flash Memory with a P-channel Cell, IEEE, IEDM 95-279, pp. 11.5.1-11.5.4 (1995).
Caserza Steven F.
Caywood John
Zarabian A.
LandOfFree
Low voltage single supply CMOS electrically erasable read-only m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low voltage single supply CMOS electrically erasable read-only m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage single supply CMOS electrically erasable read-only m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1185254