Amplifiers – With semiconductor amplifying device – Including differential amplifier
Reexamination Certificate
2005-09-20
2011-10-04
Gannon, Levi (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including differential amplifier
C330S258000
Reexamination Certificate
active
08030999
ABSTRACT:
Circuits (FIG.1) that operate with power supplies (VDD) of less than 1 Volt are present. More particularly, circuits (FIG.1) that operate with supply voltages (VDD) near or lower than the threshold voltage of the transistors (M1A, M1B) in those circuits are presented. Various circuits and embodiments such as operational transconductance amplifiers, biasing circuits, integrators, continuous-time sigma delta modulators, track-and-hold circuits, and others are presented. The techniques and circuits can be used in a wide range of applications and various transistors from metal-oxide-semiconductor (MOS) to bipolar junction transistors may implement the techniques presented herein.
REFERENCES:
patent: 4404479 (1983-09-01), Toyomaki
patent: 5408235 (1995-04-01), Doyle et al.
patent: 5600322 (1997-02-01), Garavan et al.
patent: 5644257 (1997-07-01), Kerth et al.
patent: 5808513 (1998-09-01), Archer
patent: 5973518 (1999-10-01), Vallancourt
patent: 6020769 (2000-02-01), Vallancourt
patent: 6111467 (2000-08-01), Luo
patent: 6127856 (2000-10-01), Ueda et al.
patent: 6147522 (2000-11-01), Rhode et al.
patent: 6147541 (2000-11-01), Seesink
patent: 6169427 (2001-01-01), Brandt
patent: 6538491 (2003-03-01), Spanoche
patent: 6614301 (2003-09-01), Casper et al.
patent: 6617921 (2003-09-01), Forejt
patent: 6624697 (2003-09-01), Taylor
patent: 6624698 (2003-09-01), Nagaraj
patent: 6888407 (2005-05-01), Ramazan et al.
patent: 6891493 (2005-05-01), Whittaker et al.
patent: 7053712 (2006-05-01), Bonaccio et al.
patent: 7088178 (2006-08-01), Rosenfeld et al.
patent: 7164291 (2007-01-01), Mair et al.
patent: 2002/0093381 (2002-07-01), Taylor
patent: 2004/0108879 (2004-06-01), Choi
patent: 2004/0113669 (2004-06-01), Wodnicki
patent: 0757862 (1998-10-01), None
patent: 0910095 (1999-04-01), None
patent: WO 2004/049576 (2004-06-01), None
patent: WO 2004/086408 (2004-10-01), None
Chatterjee, S. et al., “A 0.5-V Filter with PLL-Based Tuning in 0.18um CMOS.” in Digest of Technical Papers, ISSCC05: pp. 506-507, and 613, Feb. 2005.
Gerfers, F. et al., “A design strategy for low-voltage low-power continuous-time Sigma Delta A/D converters.” Proc. Design, Automation and Test Conf., 2001, pp. 361-368.
van der Zwan, E.J. et al., “A 0.2-mW CMOS sigma delta modulator for speech coding with 80dB dynamic range,” IEEE J. Solid-State Circuits, vol. 31. pp. 1873-1880, Dec. 1996.
Cherry, J.A. et al., “Excess loop delay in continuous-time delta-sigma modulators,” IEEE Trans. on Circuits and Systems II, vol. 46, No. 4, pp. 376-389, Apr. 1999.
Benabes, P. et al., “Synthesis and analysis of sigma-delta modulators employing continuous-time filters,” Analog Integrated Circuits and Signal Processing, 23, 141-152, 2000.
Gerfers, F. et al., “A 1.5-V 12-bit power-efficient continuous-time third-order Sigma Delta modulator,” IEEE J. Solid-State Circuits, vol. 38, No. 8, pp, 1343-1352, Aug. 2003.
Yan, S et al., “A continuous-time sigma delta modulator with 88-db dynamic range and 1.1MHz signal bandwidth,” IEEE J. Solid-State Circuits, vol. 39. No. 1, pp. 75-86, Jan. 2004.
Matsuya, Y. et al., “1 V power supply. low-power consumption A/D conversion technique with swing-suppression noise shaping,” IEEE J. Solid-State Circuits, vol. 29, No. 12, pp. 1524-1530, Dec. 1994.
Grech, I. et al., “A 1 V second order sigma-delta modulator,” Analog Integrated Circuits and Signal Processing, 27, 147-159, 2001.
Dessouky, M. et al., “Very low-voltage digital-audio sigma delta modulator with 88-dB dynamic range using local switch boostrapping,” IEEE Journal of Solid-State Circuits, vol. 36, No. 3, Mar. 2001, pp. 349-355.
U.S. Appl. No. 60/611,601, filed Sep. 20, 2004.
Vittoz, E. “Future of analog in the VLSI environment,” Proceedings ISCAS, pp. 1372-1375, May 1990.
Kinget, P. “Implications of mismatch on analog VLSI,” in Analog VSLI integration of parallel signal processing systems, ch. 3, pp. 119-174, Ph.D. Thesis, K.U. Leuven (Belgium), May 1996.
Hosticka, B. et al., “Low-voltage CMOS analog circuits,” IEEE Transactions on Circuits and Systems—I: Fundamental Theory and Applications, vol. 42, pp. 864-872, Nov. 1995.
Steyaert, M. et al., “Custom analog low power design: the program of low voltage and mismatch,” in Proceedings of the IEEE Custom Intergrated Circuits Conference (CICC), pp. 285-292, May 1997.
Sansen, W. et al., “Toward sub 1 V analog integrated circuits in submicron standard CMOS technologies.” Design of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC), pp. 186-187, Feb. 1998.
Fattaruso, J. “Low-voltage analog CMOS circuit techniques,” in International Symposium on VLSI Technology, Systems, and Applications, pp. 286-289, Jun. 1999.
Bult, K. “Analog design in deep sub-micron CMOS,” in Proceedings European Solid-State Circuits Conference, pp. 11-17, Sep. 2000.
Ohguro, T. et al., “An 0.18-um CMOS for mixed digital and analog applications with zero-volt-Vth epitaxial-channel MOSFETs.” IEEE Transactions on electron devices, vol. 46, No. 7, pp. 1378-1383, 1999.
Bazarjani, S. et al., “Low voltage SC circuit design with low-Vt MOSFETs,” in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1021-1024, 1995.
Cho, T. et al., “A 10b, 20Msample/s, 35mW pipeline A/D converter,” IEEE Journal of Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.
Moon, U. et al., “Switched-capacitor circuit techniques in submicron low-voltage CMOS,” in IEEE International Conference on VLSI and CAD (ICVC '99), pp. 349-358, 1999.
Crois, J. et al., “Switched-opamp: an approach to realize full CMOS switched-capactitor circuits at very low power supply voltages,” IEEE Journal of Solid State Circuits, vol. 29, pp. 936-942, Aug. 1994.
Blalock, B. et al., “Designing 1-V op amps using standard digital CMOS technology,” IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, vol. 45, pp. 769-780, Jul. 1998.
Hogervorst, R. et al., “A compact power-efficient 3V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries,” IEEE Jouranl of Solid-State Circuits, vol. 29, pp. 1505-1513. Dec. 1994.
Karthikeyan, S. et al., “Low-voltage analog circuit design based on biased inverting opamp configuration,” IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, vol. 47, pp. 176-184, Mar. 2000.
Kinget, P. et al., “Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits.” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), pp. 333-336, May 1996.
Tschanz. J.W. et al., “Adpative body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage,” IEEE J. Solid-State Circuits, vol. 37, No. 11, pp. 1396-1402, Nov. 2002.
Chen, M.-J. et al., “Back-gate forward bias method for low-voltage CMOS digital circuits,” IEEE Tran. Electron Devices, vol. 43, No. 6, pp. 904-910, Jun. 1996.
Vittoz, E. “MOS transistors operated in the lateral bipolar mode and their application in CMOS technology,” IEEE Journal of Solid-State Circuits, vol. 18, pp. 273-279, Jun. 1983.
Lehmann, T. et al., “1-v power supply CMOS casode amplifier,” IEEE Journal of Solid-State Circuits, vol. 36, pp. 1082-1066, Jul. 2001.
Tsividis, Y. et al., “Internally varying analog circuits minimize power dissipation,” IEEE Circuits and Devices Magazine, vol. 19, No. 1, pp. 63-72, 2003.
Lasanen, K. et al., “A 1-V 5 uW CMOS-opamp with bulk-driven input transistors,” 43rd IEEE Midwest Symposium on Circuits and Systems, pp. 1038-1041, 2000.
Stockstad, T. et al., “A 0.9-V 0.5-uA rail-to-rail CMOS operational amplifier,” IEEE J. Solid-
Chatterjee Shouri
Kinget Peter R.
Tsividis Yannis
Byrne Poh LLP
Gannon Levi
The Trustees of Columbia University in the City of New York
LandOfFree
Low voltage operational transconductance amplifier circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low voltage operational transconductance amplifier circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage operational transconductance amplifier circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4286570