Amplifiers – With semiconductor amplifying device – Including differential amplifier
Reexamination Certificate
2005-09-20
2010-12-07
Mottola, Steven J (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including differential amplifier
C330S258000
Reexamination Certificate
active
07847633
ABSTRACT:
Circuits that operate with power supplies of less than 1 volt are presented. More particularly, circuits that operate with supply voltages (VDD) near or lower than the threshold voltage of the transistors (310, 312, etc.) in those circuits are presented. Various circuits and embodiments such as operational transconductance amplifiers (346), biasing circuits, integrators, continuous-time sigma delta modulators, track-and-hold circuits, and others are presented. The techniques and circuits can be used in a wide range of applications and various transistors from metal-oxide-semiconductor to bipolar junction transistors may implement the techniques presented herein.
REFERENCES:
patent: 4404479 (1983-09-01), Toyomaki
patent: 5408235 (1995-04-01), Doyle et al.
patent: 5600322 (1997-02-01), Garavan et al.
patent: 5644257 (1997-07-01), Kerth et al.
patent: 5808513 (1998-09-01), Archer
patent: 5973518 (1999-10-01), Vallancourt
patent: 6020769 (2000-02-01), Vallancourt
patent: 6111467 (2000-08-01), Luo
patent: 6127856 (2000-10-01), Ueda et al.
patent: 6169427 (2001-01-01), Brandt
patent: 6259316 (2001-07-01), Nagaraj
patent: 6538491 (2003-03-01), Spanoche
patent: 6614301 (2003-09-01), Casper et al.
patent: 6617921 (2003-09-01), Forejt
patent: 6624697 (2003-09-01), Taylor
patent: 6888407 (2005-05-01), Ramazan et al.
patent: 6891493 (2005-05-01), Whittaker et al.
patent: 7053712 (2006-05-01), Bonaccio et al.
patent: 7088178 (2006-08-01), Rosenfeld et al.
patent: 7164291 (2007-01-01), Mair et al.
patent: 2002/0093381 (2002-07-01), Taylor
patent: 2004/0108879 (2004-06-01), Choi
patent: 2004/0113669 (2004-06-01), Wodnicki
patent: 0 757 862 (1998-10-01), None
patent: 0 910 095 (1999-04-01), None
patent: WO-2004/049576 (2004-06-01), None
patent: WO-2004/086408 (2004-10-01), None
Ahn, G. et al., “A 0.6V 82dB ΣΔ Audio ADC Using Switched-RC Integrators,” Digest of Tech, Papers, IEEE Int. Conf. Solid-State Circuits 2005. pp. 166-167 and 591.
Banu, M. et al., “An elliptic continuous-time CMOS filter with on-chip automatic tuning,” IEEE J. Solid-State Circuits, vol. SC-20, No. 6, pp. 1114-1121, Dec. 1985.
Bazarjani, S. et al., “Low voltage SC circuit design with low-Vt MOSFETs,” in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1021-1024, 1995. ted Circuits and Signal Processing, 23, 141-152, 2000.
Benabes, P. et al., “Synthesis and analysis of signa-delta modulators employing continuous-time filters,” Analog Integrated Circuits and Signal Porcessing, 23, 141-152, 2000.
Blalock, B. et al., “Designing 1-V op amps using standard digital CMOS technology ” IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal Processing, vol. 45, pp. 769-780, Jul. 1998.
Bult, K. “analog design in deep sub-micron CMOS,” in Proceedings European Solid-State Circuits Conference, pp. 11-17, Sep. 2000.
Chatterjee, S. et al., “A 0.5-V bulk-input fully differential operational transconductance amplifer,” European Solid State Circuits Conference (ESSCIRC), pp. 147-150, Sep. 2004.
Chatterjee, S. et al., “A 0.5-V Filter with PLL-Based Tuning in 0.18um CMOS,” Digest of Technical Papers. ISSCC05, pp. 506-507, and 613 Feb. 2005.
Chen, M.-J. et al., “Back-gate forward bias method for low-voltage CMOS digital circuits,”.IEEE Iran. Electron Devices, vol. 43, No. 6, pp. 904-910, Jun. 1996.
Cherry, J.A. et al., “Excess loop delay in continuous-time delta-sigma modulators,” IEEE Trans. on Circuits and Systems II, vol. 46, No. 4, pp. 376-389, Apr. 1999.
Cho, T. et al., “A 10b, 20Msample/s, 35mW pipeline A/D converter,” IEEE Journal of Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.
International Search Report and Written Opinion issued for corresponding International Patent Application No. PCT/US2005/033736.
International Search Report and Written Opinion issued for corresponding International Patent PCT/US2005/033741.
International Search Report and Written Opinion issued for correspondineg International Patent Application No. PCT/US2005/033885.
Internatonal Search Report and Written Opinion issued for International Patent Application No. PCT/US2005/33623.
Crols, J. et al , “Switched-opamp: an approach to realize full CMOS switched-capactitor circuits at very low power supply voltages,” IEEE Journal of Solid State Circuits, vol. 29, pp. 936-942, Aug. 1994.
Dessouky, M. et al., “Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch boostrapping,” IEEE Journal of Solid-State Circuits, vol. 36, No. 3, Mar. 2001, pp. 349-355.
Fattaruso, J. “Low-voltage analog CMOS circuit techniques,” in International Symposium on VLSI Technology, Systems, and Applications, pp. 286-289, Jun. 1999.
Fern. G. et al., “A 1.3V op/amp in standard 0.7 um CMOS with constant gm and rail-to-rail input and output stages,” IEEE International Solid State Circuits Conference, pp. 382-383, 478, 1996.
Gerfers, F. et al., “A 1.5-V 12-bit power-efficient continuous-time third-order ΣΔ modulator,” IEEE J. Solid-State Circuits, vol. 38, No. 8, pp. 1343-1352, Aug. 2003.
Gerfers, F. et al., “A design strategy for low-voltage low-power continuous-time ΣΔ A/D converters,” Proc. Design, Automation and Test Conf., 2001, pp. 361-368.
Grech, I. et al., “A 0.9V wide-input-range bulk-input CMOS OTA for Gm-C filters,” Proc. IEEE Int. Conf. Electronics, Circuits and Systems, 2003, pp. 818-821.
Grech, I. et al., “A V second order sigma-delta modulator,” Analog Integrated Circuits and Signal Processing, 27, 147-159, 2001.
Hogervorst, R. et al., “A compct power-efficient 3V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries,” IEEE Journal of Solid-State Circuits, vol. 29, pp. 1505-1513, Dec. 1994.
Hosticka, B. et al., “Low-voltage CMOS analog circuits,” IEEE Transactions on Circuits and systems - I: Fundamental Theory and Applications, vol. 42, pp. 864-872, Nov. 1995.
Huang, H. et al., “Design and Application of CMOS bulk input scheme,” IEEE J. Solid-State Circuits, vol. 39, pp. 1305-1312, Aug. 2004.
Karthikeyan, S. et al., “Low-voltage analog circuit design based on biased inverting opamp configuration,” IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal Processing, vol. 47, pp. 176-184, Mar. 2000.
Keskin, M. et al., “A 1-V 10-MHz clock-rate 13-bit CMOS ΔΣ modulator using uity-gain-reset opamps,” Proc. 27th Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2001, pp. 532-535.
Kinget, P. “Implications of mismatch on analog VLSI,” in Analog VSLI integration of parallel signal processing systems, ch. 3, pp. 119-174, Ph.D. Theisi, K.U. Leuven (Belgium), May 1996.
Kinget. P. et al., “Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), pp. 333-336, May 1996.
Lasanen, K. et al., “A 1-V5 uW CMOS-opamp with bulk-driven input transistors,” 43rd IEEE Midwest Symposium on Circuits and Systems, pp. 1038-1041, 2000.
Lehmann, T. et al., “1-v power supply CMOS casode amplifier,” IEEE Journal of Solid-State Circuits, vol. 36, pp. 1082-1086, Jul. 2001.
Li, Q. et al., “A 1.2V, 33uW second-order ΔΣ modulator with signal adaptive control architecture,” Proc. IEEE 2nd CAS Workshop on Low Power/Low Voltage Mixed-Signal Circuits and Systems (DCAC), 2001, pp. 23-26.
Matsuya, Y. et al., “1 V power supply: low-power consumption A/D conversion technique with swing-suppression noise shaping,” IEEE J. Solid-State Circuits, vol. 29, No. 12, pp, 1524-1530, Dec. 1994.
Matsuya, Y. et al., “A 16-Bit Oversampling A-to-D Conversion Technology Using Triple-Integration Noise Shaping,”
Byrne Poh LLP
Mottola Steven J
The Trustees of Columbia University in the City of New York
LandOfFree
Low voltage operational transconductance amplifier circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low voltage operational transconductance amplifier circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage operational transconductance amplifier circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4217714