Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2011-06-28
2011-06-28
Sofocleous, Alexander (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185280, C365S185290
Reexamination Certificate
active
07969785
ABSTRACT:
Methods, circuits, processes, devices, and/or arrangements for a non-volatile memory (NVM) cell operable at relatively low voltages are disclosed. In one embodiment, an NVM cell can include: (i) a gate over a charge trapping layer, the charge trapping layer being insulated from the gate by a first insulating layer, the charge trapping layer being insulated from a channel by a second insulating layer; and (ii) source and drain on either side of the channel, the channel being under the second insulating layer, where the NVM cell is configured to be erased by channel-induced hot holes (CHH).
REFERENCES:
patent: 5768192 (1998-06-01), Eitan
patent: 6011725 (2000-01-01), Eitan
patent: 6331953 (2001-12-01), Wang et al.
patent: 6512696 (2003-01-01), Fan et al.
patent: 6674138 (2004-01-01), Halliyal et al.
patent: 6930928 (2005-08-01), Liu et al.
patent: 7035147 (2006-04-01), Yeh et al.
patent: 7060564 (2006-06-01), Kang et al.
patent: 7242622 (2007-07-01), Hsu et al.
patent: 7489573 (2009-02-01), Sugawara
patent: 7894257 (2011-02-01), Prabhakar
patent: 2006/0022252 (2006-02-01), Doh et al.
patent: 2006/0125027 (2006-06-01), Chien et al.
Chan, et al., “A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device,” IEEE Electron Device Letters, vol. EDL-8, No. 3, Mar. 1987.
Eitan, et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000.
Lusky, et al., “Characterization of Channel Hot Electron Injection by the Subthreshold Slope of NROM Device,” IEEE Electron Device Letters, vol. 22, No. 11, Nov. 2001.
Sofocleous Alexander
Stephens, Jr. Michael C.
LandOfFree
Low voltage non-volatile memory with charge trapping layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low voltage non-volatile memory with charge trapping layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage non-volatile memory with charge trapping layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2731476