Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1988-02-02
1990-10-09
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307440, 307448, 307454, 307455, 307459, 307477, 307228, 364490, H03K 19091, H03K 19086, H03K 1909, H03K 19082
Patent
active
049623419
ABSTRACT:
Digital logic circuitry designed to operate on a low voltage power supply without substantial transistor saturation thereby achieving lower power and higher opeational speeds. A non-saturating inverter with a low voltage swing can be made with one transistor using standard bipolar production processes and without clamp diodes. The novel circuitry uses logic units which can be modularly combined to form various other logical functions such as inverters, gates, flip-flops, etc. The preferred logic units use a transistor with the base connected by a load resistor to a first current network. The logical input is between the load resistor and base. The emitter is connected either directly or via one or more resistors to a second current network. The first and second power networks are constructed and arranged to provide a voltage-varying profile across both networks which are preferably complementary to provide nearly constant differential voltages across the logic units. The differential voltages can be relatively low, such as less than 1 volt, thus providing low power operation. The power networks provide the biasing voltage for the logic units without separate biasing circuitry. The inverters, gates or other logical units are advantageously grouped into current balanced groups which conduct approximatley constant current between the power networks for a variety of logical code combinations. The total current flow is preferably balanced to be approximatley constant. A means for providing a relatively fixed amount of current matched to equal the balanced total current flow for the logic array is also preferably used. Also disclosed are preferred power networks, logic signal interconnect methods, a preferred gate array and methods for operating such circuits in non-saturating manners.
REFERENCES:
patent: 3077551 (1958-12-01), Nelson et al.
patent: 3088096 (1963-04-01), Steinbuch
patent: 3560760 (1971-02-01), Chung et al.
patent: 3668430 (1972-06-01), Kan
patent: 4216387 (1980-08-01), Reed
patent: 4521700 (1985-06-01), Blumberg et al.
patent: 4598217 (1986-07-01), Predina et al.
patent: 4749885 (1988-07-01), Gal
Bertelson David R.
Miller Stanley D.
LandOfFree
Low voltage non-saturating logic circuit technology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low voltage non-saturating logic circuit technology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage non-saturating logic circuit technology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-975560