Static information storage and retrieval – Floating gate – Particular biasing
Patent
1995-05-25
1996-09-17
Clawson, Jr., Joseph E.
Static information storage and retrieval
Floating gate
Particular biasing
36518516, 36518533, 257316, G11C 1604
Patent
active
055575692
ABSTRACT:
A low voltage flash EEPROM X-Cell includes an array of memory cell transistors (24) that constitute asymmetric floating gate memory cells wherein programming is achieved on only one side of the memory cells (24). The programming side of each of the memory cells (24) is connected to one of a plurality of Column Lines (28) at nodes (30). Each node (30) shares the programming side of two of the memory cells (24) and the non-programming side of two of the memory cells (24). The control gates of each of the memory cells (24) are connected to Word Lines (26) associated with rows of the array. To Flash Write all of the memory cells (24), the Column Lines (38) are connected to a negative medium voltage and the row lines (26) are connected to a positive medium voltage. To selectively erase one of the memory cells (24), the Column Line (28) associated with the programming side of the select memory cell transistor is connected to a positive medium voltage and the associated line (26) is connected to a positive Read voltage. The remaining Word Lines are connected to a negative Read voltage and the remaining Column Lines (28) are connected to a zero volt level.
REFERENCES:
patent: 4328565 (1982-05-01), Harari
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4742492 (1988-05-01), Smaylinh et al.
patent: 4769787 (1988-09-01), Furusawa et al.
patent: 4839705 (1989-06-01), Tigelaar et al.
patent: 4912676 (1990-03-01), Paterson et al.
patent: 5016215 (1991-05-01), Tigelaar
patent: 5021847 (1991-06-01), Eitan et al.
patent: 5031148 (1991-07-01), Kitazawa et al.
patent: 5115288 (1992-05-01), Manley
patent: 5227326 (1993-07-01), Walker
patent: 5235544 (1993-08-01), Caywood
patent: 5274588 (1993-12-01), Manzur et al.
patent: 5303184 (1994-04-01), Noda
patent: 5306658 (1994-04-01), Gill
patent: 5306935 (1994-04-01), Esquivel et al.
patent: 5323351 (1994-06-01), Challa
patent: 5341342 (1994-08-01), Brahnbhatt
patent: 5365082 (1994-11-01), Gill et al.
patent: 5418741 (1995-05-01), Gill
patent: 5432740 (1995-07-01), D'Arrigo et al.
Bhat Mousumi
D'Arrigo Iano
Falessi Georges
Marotta Giulio G.
Santin Giovanni
Clawson Jr. Joseph E.
Donaldson Richard L.
Kesterson James C.
Marshall, Jr. Robert D.
Texas Instruments Incorporated
LandOfFree
Low voltage flash EEPROM C-cell using fowler-nordheim tunneling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low voltage flash EEPROM C-cell using fowler-nordheim tunneling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage flash EEPROM C-cell using fowler-nordheim tunneling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-419235