Static information storage and retrieval – Floating gate – Particular connection
Patent
1994-04-01
1995-10-10
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular connection
365218, 365182, 36518526, 257314, 257315, G11C 1700, G11C 1134
Patent
active
054576520
ABSTRACT:
A non-volatile memory system which includes an array of memory cells with each of the cells including a source, drain and intermediate channel and which is suitable for low voltage operation such as battery powered applications. A floating gate is positioned over the channel and a control gate is positioned over the floating gate. The array is formed in a P type well, with the P well being formed in an N type well. The N well is formed in a P type substrate. The system includes circuitry for applying appropriate voltages for programming selected cells, reading selected cells and erasing the cells. The substrate is biased to circuit ground and, in read operations, the N well/P well PN junction is reversed biased. A positive voltage, typically a low level battery-supplied voltage, is applied to the control gate of the selected cell to be read and the source of the selected cell is biased to a negative voltage. The negative voltage applied to the source increases the effective cell gate-source and the drain-source voltages in the read operation so as to compensate for the low level voltage applied to the control gate. The reversed biased PN junction isolates the negative voltage applied to the N type source from the grounded P type substrate.
REFERENCES:
patent: 4328565 (1982-05-01), Harari
patent: 4639893 (1987-01-01), Eitan
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4959812 (1990-09-01), Momodomi et al.
patent: 5060195 (1991-10-01), Gill et al.
patent: 5204835 (1993-04-01), Eitan
patent: 5243559 (1993-09-01), Murai
patent: 5309402 (1994-05-01), Okazawa
patent: 5341342 (1994-08-01), Brahmbhatt
B. J. Woo et al. "A Novel Memory Cell Using Flash Array Contactless EPROM (FACE) Technology", 1990 IEEE, pp. 5.1.1-5.1.3.
B. J. Woo et al. "A Poly-Buffered FACE Technology for High Density Flash Memories" Article-pp. 73, 74 and 5.1.4.
Masao Kuriyama et al. "A 5V-Only 0.6 .mu.m Flash EEPROM with Row Decoder in Triple-Well Structure", 1990 IEEE, pp. 152-155, including pp. 270 and 271.
Hoang Huan
National Semiconductor Corporation
Nelms David C.
LandOfFree
Low voltage EEPROM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low voltage EEPROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low voltage EEPROM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2314989