Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2011-06-28
2011-06-28
Fureman, Jared J (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
07969697
ABSTRACT:
An electrostatic discharge protection device is disposed between true-complement input pins of a differential signal pair and a ground node. A common node couples the three diode stacks together. A first and a second diode stack each connect to one of the differential signal pair input pins. The third diode stack couples to the ground node. Each of the diode stacks is fabricated by a pair of high concentration p-type contact dopant regions within a low concentration n-well region. Each of the p-type contact dopant regions is configured to form back-to-back diodes connected in series with cathodes in common. In protecting common mode receivers, current from an ESD event is channeled to ground rather than to the complementary receiver node. The diode stacks are capable of withstanding a 15 kV incident and save up to 25% in area compared to a fully parallel configuration for differential signal pairs.
REFERENCES:
patent: 4896028 (1990-01-01), Kushima
patent: 5274524 (1993-12-01), Pezzani et al.
patent: 5654862 (1997-08-01), Worley et al.
patent: 5748425 (1998-05-01), Gutsch et al.
patent: 5825600 (1998-10-01), Watt
patent: 5889644 (1999-03-01), Schoenfeld et al.
patent: 5898193 (1999-04-01), Ham
patent: 5907464 (1999-05-01), Maloney et al.
patent: 5986862 (1999-11-01), Kim
patent: 6258634 (2001-07-01), Wang et al.
patent: 6768617 (2004-07-01), Marr
patent: 6770918 (2004-08-01), Russ et al.
patent: 7285827 (2007-10-01), He et al.
patent: 7570467 (2009-08-01), Watanabe et al.
patent: 2003/0102923 (2003-06-01), Vickram et al.
patent: 2005/0121725 (2005-06-01), Ando et al.
patent: 2006/0289937 (2006-12-01), Li et al.
patent: 2007/0034897 (2007-02-01), Kim
patent: 2009/0040664 (2009-02-01), Higuchi et al.
International Search Report of the International Searching Authority for Application No. PCT/US2009/041246, mailed on Jun. 11, 2009, 2 pages.
Written Opinion of the International Searching Authority for Application No. PCT/US2009/041246, mailed Jun. 11, 2009, 4 pages.
Farzan Bahman
Le Hung Pham
Brooks Angela
Exar Corporation
Fureman Jared J
Kilpatrick Townsend & Stockton LLP
Tabibi Ardeshir
LandOfFree
Low-voltage CMOS space-efficient 15 KV ESD protection for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-voltage CMOS space-efficient 15 KV ESD protection for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-voltage CMOS space-efficient 15 KV ESD protection for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2626747