Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Patent
1994-12-14
1996-10-08
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
327262, 327374, H03K 1902, H03K 513
Patent
active
055635431
ABSTRACT:
A BiCMOS digital delay chain includes two signal paths coupled between an input terminal and an output terminal. The first signal path has two CMOS inverters coupled in series, while the second path has one CMOS inverter coupled to an BiNMOS inverter, with the latter being coupled to a BiCMOS pull-down circuit. By providing two signal paths between the input and output terminals of the delayed chain, a zero-static-power low-voltage circuit is obtained in which power-supply sensitivity is higher in one switching direction than in the other. This feature permits operation over a wide range of power supply potentials while minimizing changes in integrated circuit performance.
REFERENCES:
patent: 4906868 (1990-03-01), Maki et al.
patent: 4933574 (1990-06-01), Lien et al.
patent: 5068548 (1991-11-01), El Gamel
patent: 5079447 (1992-01-01), Lien et al.
patent: 5198704 (1993-03-01), Nitta et al.
patent: 5243237 (1993-09-01), Khieu
patent: 5430398 (1995-07-01), Cooper et al.
Biren Steven R.
Callahan Timothy P.
Philips Electronics North America Corporation
Shin Eunja
LandOfFree
Low-voltage BiCMOS digital delay chain suitable for operation ov does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-voltage BiCMOS digital delay chain suitable for operation ov, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-voltage BiCMOS digital delay chain suitable for operation ov will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-60261