Low temperature oxide layer over field implant mask

Details Low temperature oxide layer over field implant mask Low temperature oxide layer over field implant mask

1992-09-21

1994-07-12

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437 27, 437 69, 437 34, H01L 2176

Patent

active

053288661

ABSTRACT:
A thin base oxide is disposed over both an active area and also over a field area of a substrate. A thin silicon-nitride layer is then formed over the base oxide in the active area to protect the underlying substrate from oxygen and/or water vapor during a subsequent field oxidation step. This thin nitride layer is, however, insufficiently thick to serve as a field implant mask in a subsequent field implant step. An additional low temperature oxide (LTO) layer is therefore provided over the nitride layer in the active area. The field implant step is then performed using the base oxide, the thin nitride, and the overlying LTO as a field implant mask. The boundaries of the overlying LTO define a field implant boundary. After the field implant step but before the field oxidation step, the LTO layer is removed from the top of the thin nitride layer. As a result, only the base oxide and the thin nitride layer is disposed over the active area during field oxidation. Therefore, in comparison to previous methods using thicker nitride layers, the present invention employs a thin nitride layer during the field oxidation step, thereby reducing the amount of stress induced in the nitride layer and thereby minimizing problems associated with thick nitride layers such as the introduction of lattice defects into the underlying silicon substrate. The thin nitride process of the present invention may, for example, be incorporated into a BiCDMOS process.

REFERENCES:
patent: 4110899 (1978-09-01), Nagasawa et al.
patent: 4277291 (1981-07-01), Cerofolini et al.
patent: 4373965 (1983-02-01), Smigelski
patent: 4391650 (1983-07-01), Pfeifer et al.
patent: 4812418 (1989-03-01), Pfiester et al.
patent: 4879583 (1989-11-01), Custode
patent: 4887142 (1989-12-01), Bertotti et al.
patent: 5156989 (1992-10-01), Williams et al.
Runyan et. al., "Semiconductor Integrated Circuit Processing Technology" Addison-Wesley Publishing Company; pp. 108-112; 1990.
Glaser et al., "Integrated Circuit Engineering Design, Fabrication, and Applications" Addison-Wesley Publishing Co., pp. 260-263, 1979.
Wolf, "Silicon Processing For the VLSI Era" vol. 2, Process Integration, Lattice Press; pp. 12-45; 1990.

Affiliated with

Also associated with

Rating

Low temperature oxide layer over field implant mask does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low temperature oxide layer over field implant mask, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low temperature oxide layer over field implant mask will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-396238