Low-skew differential signal converter

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Slope control of leading or trailing edge of rectangular or...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327161, 327165, 327292, 327295, H03K 1700

Patent

active

060695102

ABSTRACT:
A low-skew single-ended to differential signal converter includes a conventional single-ended to differential converter that drives a pair of output driver circuits. Each driver circuit is formed from a pair of transfer gates that receive a supply voltage or a reference voltage, respectively. The transfer gates transfer only a portion of the supply or reference voltage in response to the inverted signal from the conventional converter. The portion of the transferred voltage is insufficient to trigger output members in the output drivers and the output voltages from the drivers do not transition in response to the noninverted signal. The inverted signal causes the outputs of the transfer gates to transition fully, triggering the respective output inverters. Because the inverted signal causes transitions of both of the output signals, skew of the output signals is reduced relative to skew of the inverted and noninverted signals.

REFERENCES:
patent: 4508983 (1985-04-01), Allgood et al.
patent: 5075569 (1991-12-01), Branson
patent: 5239206 (1993-08-01), Yanai
patent: 5272729 (1993-12-01), Bechade et al.
patent: 5430408 (1995-07-01), Ovens et al.
patent: 5563546 (1996-10-01), Tsukada
patent: 5654658 (1997-08-01), Kubota et al.
patent: 5668492 (1997-09-01), Pedersen et al.
patent: 5736882 (1998-04-01), Witte
patent: 5748020 (1998-05-01), Mactaggart et al.
patent: 5850150 (1998-12-01), Mitra et al.
patent: 5852378 (1998-12-01), Keeth
Descriptive literature entitled, "400MHz SLDRAM, 4M X SLDRAM Pipelined, Eight Bank, 2.5 V Operation," SLDRAM Consortium Advance Sheet, published throughout the United States, pp. 1-22.
"Draft Standard for a High-Speed Memory Interface (SyncLink)", Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc., New York, NY, pp. 1-56.
Satoru Tanoi, Member, IEEE, Tetsuya Tanabe, Kazuhiko Takahashi, Sanpei Miyamoto, and Masaru Uesugi "A 250-622 MHz Deskew and Jitter-Suppressed Clock Buffer Using Two-Loop Architecture", IEICE Trans, Electron, vol. E79 C. No. 7 Jul. 1996.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Low-skew differential signal converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low-skew differential signal converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-skew differential signal converter will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1913059

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.