Electricity: measuring and testing – Impedance – admittance or other quantities representative of... – With auxiliary means to condition stimulus/response signals
Patent
1992-10-02
1995-03-07
Wieder, Kenneth A.
Electricity: measuring and testing
Impedance, admittance or other quantities representative of...
With auxiliary means to condition stimulus/response signals
324768, G01R 104
Patent
active
053961820
ABSTRACT:
A low signal margin detect circuit for detecting reduced signal levels in differential current switch (DCS) or current switch emitter follower (CSEF) circuits. The circuit is connected to the outputs of a DCS circuit or to the output of a current switch emitter follower circuit and a reference voltage. A signal difference between the inputs is determined and, if less than an established amount, an error signal is generated. The detect circuit is enabled by a TESTBIAS signal. Two error signals are developed, ERRORX and ERRORY, which can be dotted with the error signals from adjacent circuits in the X and Y directions. This enables detection of the failing circuit through the use of appropriate error signal detection devices.
REFERENCES:
patent: 2757280 (1956-07-01), Beard
patent: 3094602 (1963-06-01), Wartella
patent: 3577073 (1971-05-01), Cray
patent: 3668425 (1972-06-01), Schmidt
patent: 3731205 (1973-05-01), Gardner
patent: 4575647 (1986-03-01), Astol et al.
patent: 4760289 (1988-07-01), Eichelberger
"Integrated Electronics-Analog and Digital Circuits and Systems" Millman and Halkias, McGraw Hill, 1972, p. 183.
"Motorola MECL System Design Handbook", 1988, pp. 18, 25, 33, 184, 185.
"Fairchild ECL Data Book", 1977, pp. 1-3, 2-5, 3-4, and 5-16.
"Differential Current Switch-High Performance at Low Power", Eichelberger et al, Journal of Research and Development, 1991.
IEEE Journal of Solid-State Circuits, vol. 26, No. 5, May 1991, "High-Performance Standard Cell Library and Modeling Technique for Differential Advanced Bipolar Current Tree Logic" by H. J. Greub.
IBM Research and Development, vol. 35, No. 1, May 1991, "An Adder Design Optimized for DCS Logic", by A. Weinberger.
Circuits and Devices, May 1990, "FRISC-E: A 250-MIPS Hybrid Microprocessor", by H. J. Grueb et al, pp. 16-25.
IBM Journal of Research and Development, vol. 35, No. 3, May 1991, "IBM Enterprise System/9000 Type 9212 System Controller and Memory Subsystem Design".
Boerstler David W.
Eichelberger Edward B.
Hendrickson Gary T.
Winn Charles B.
Bowser Barry C.
Cutter Lawrence D.
International Business Machines - Corporation
Walker Mark S.
Wieder Kenneth A.
LandOfFree
Low signal margin detect circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low signal margin detect circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low signal margin detect circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1408789