Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Insulative housing or support
Reexamination Certificate
1998-09-14
2001-02-27
Chaudhuri, Olik (Department: 2814)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Insulative housing or support
C438S108000, C438S120000, C438S127000
Reexamination Certificate
active
06194250
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to a microelectronic package for mounting an integrated circuit die onto a printed circuit board by solder interconnections. More particularly, this invention relates to a microelectronic package wherein metallic bumps are embedded into a polymeric body prior to attaching the microelectronic package to a printed circuit board.
BACKGROUND OF THE INVENTION
It is known to form microelectronic packages that include an integrated circuit die and are attached to printed circuit boards by solder interconnections to form microelectronic assemblies. The solder interconnections physically attach and electrically connect the integrated circuit die to the printed circuit board to facilitate transmission of electrical signals to and from the integrated circuit die for processing. One type of microelectronic package, referred to as a ball grid array (BGA) package, comprises an integrated circuit die mounted on a carrier that is in turn attached to a printed circuit board by solder interconnections. The carrier is expensive and increases the footprint and profile of the microelectronic package and the printed circuit board and, consequently, the size of the microelectronic assembly.
Another technique for attaching an integrated circuit die to a printed circuit board is referred to as direct chip attach, known as DCA. In DCA, an integrated circuit die is directly attached to a printed circuit board. This technique reduces the area needed on the printed circuit board by eliminating the carrier used in BGA packages. However, because of the small size of the solder bumps on the integrated circuit die, typically having a diameter less than
125
microns, an underfilling encapsulant is needed to support and protect the solder interconnections. The process of underfilling the integrated circuit die is time-consuming, and there are difficulties associated with ensuring that the entire integrated circuit die is underfilled. Further, due to the small size of the solder interconnections, it is difficult to test the integrated circuit die prior to attachment to the printed circuit board. If the integrated circuit die is found to be defective after attachment to the printed circuit board, the integrated circuit die and the encapsulant have to be removed from the printed circuit board and replaced. This rework is time-consuming and expensive.
Therefore, a need exists for a low-cost microelectronic assembly wherein an integrated circuit die is connected to a printed circuit board by solder interconnections to form a low-profile microelectronic assembly and wherein the area of the printed circuit board required to attach the integrated circuit die is reduced. Further, a need exists for a microelectronic package that facilitates testing of the integrated circuit die before the integrated circuit die is attached to a printed circuit board.
REFERENCES:
patent: 4978639 (1990-12-01), Hua et al.
patent: 5019673 (1991-05-01), Juskey et al.
patent: 5200362 (1993-04-01), Lin et al.
patent: 5218759 (1993-06-01), Juskey et al.
patent: 5220489 (1993-06-01), Barreto et al.
patent: 5241133 (1993-08-01), Mullen, III et al.
patent: 5278726 (1994-01-01), Bernardoni et al.
patent: 5285352 (1994-02-01), Pastore et al.
patent: 5293072 (1994-03-01), Tsuji et al.
patent: 5334857 (1994-08-01), Mennitt et al.
patent: 5474958 (1995-12-01), Djennas et al.
patent: 5608265 (1997-03-01), Kitano et al.
patent: 5616958 (1997-04-01), Laine et al.
patent: 5656550 (1997-08-01), Tsuji et al.
patent: 5677566 (1997-10-01), King et al.
patent: 5776800 (1998-07-01), Hamburgen et al.
patent: 5777391 (1998-07-01), Nakamura et al.
patent: 5824569 (1998-10-01), Brooks et al.
patent: 5843808 (1998-12-01), Karnezos
patent: 5844315 (1998-12-01), Melton et al.
patent: 5893724 (1999-04-01), Chakravorty et al.
Demet George N.
Melton Cynthia M.
Turlik Iwona
Chambliss Alonzo
Chaudhuri Olik
Fekete Douglas D.
Motorola Inc.
LandOfFree
Low-profile microelectronic package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-profile microelectronic package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-profile microelectronic package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2606406