Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
1995-06-07
2001-05-29
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
C327S534000
Reexamination Certificate
active
06239650
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to integrated circuits and more particularly to substrate bias circuits.
BACKGROUND OF THE INVENTION
Present complementary metal oxide semiconductor (CMOS) dynamic random access memory (DRAM) circuits are frequently used for main memory in a variety of applications including laptop and notebook computer systems which are battery powered. These battery powered applications impose practical limitations such as speed, power, and feature size on dynamic random access memory design. Optimal performance of a system depends on an effective balance of these factors in the design.
The trend in dynamic random access memory design is to minimize power consumption, as operating frequency increases, by the reduction of capacitance and operating voltage. Reduction of circuit feature sizes effectively reduces the length of leads, the surface area of diffusions, and the space between diffusions. Shorter lead lengths and smaller diffused areas advantageously reduce circuit capacitance. Less space between diffused regions, however, may have the undesirable effect of creating parasitic leakage paths between adjacent diffusions due to a phenomenon known as the short channel effect. This phenomenon results in a reduction in the threshold voltage of parasitic field effect transistors formed between closely spaced diffused regions and in an increase in leakage current. One method of increasing the isolation or threshold voltage of the parasitic field effect transistors is to increase the bulk or substrate impurity surface concentration. Such an increase in the substrate impurity surface concentration is limited by the consequent undesirable increase in junction capacitance.
On-chip substrate bias generators for dynamic random access memories have become a standard practice in the industry because they reduce junction capacitance between diffused regions and the substrate. Typically a negative bias with respect to ground is applied to a P-type substrate by the on-chip substrate bias generator. This negative substrate bias V
BB
increases the reverse bias of all junctions formed between N-type diffusions and the P-type substrate. Junction capacitance decreases because it is inversely proportional to the square root of the reverse bias across the junction. For a dynamic random access memory, bitline junction capacitance is a major component of active power consumption that must be charged and discharged during active operation. This active power consumption is determined by the product of capacitance, the square of the operating voltage, and the operating frequency. Thus, a significant reduction in active power consumption is achieved because bitline junction capacitance dominates the total circuit capacitance of the dynamic random access memory.
A reduction in leakage current or improved isolation between closely spaced diffused regions is achieved by the application of negative bias V
BB
to a P-type substrate with respect to ground or reference supply V
SS
. The result of the negative bias is to increase the bulk to source potential of all N-channel transistors, including parasitic transistors, in common with the substrate. This increases the N-channel transistor threshold voltage by a phenomenon known as body effect, thereby decreasing leakage between the closely spaced diffused regions. Thus, the substrate bias V
BB
must be closely regulated over a variety of operating conditions, or large variations in speed and power of the dynamic random access memory will result from variations in N-channel transistor threshold voltage and junction capacitance.
Substrate bias regulation must comprehend large differences in substrate current during high-power active operation as well as low-power standby operation. In, U.S. Pat. No. 4,430,581, entitled SEMICONDUCTOR SUBSTRATE BIAS CIRCUIT, Jun-ichi Mogi et al use two substrate bias circuits. One of their bias circuits is always enabled and pumps substrate current at a constant frequency that is sufficient to compensate for junction leakage. The other bias circuit is enabled only during the active operation. It pumps substrate current at a frequency that is proportional to the dynamic random access memory operating frequency.
There are two notable issues with respect to the teaching of Mogi et al. First, the constant frequency bias circuit remains enabled when the variable frequency bias circuit is enabled. The variable frequency bias circuit is designed to operate in the dynamic random access memory active cycle and can pump much more current than the constant frequency bias circuit. Operating alone, the variable frequency bias circuit is sufficient to maintain a stable substrate bias level for current produced by both active operation and by junction leakage. Thus, the oscillator and pump circuit of the constant frequency bias circuit needlessly expend power during the active cycle. Second, the teaching of Mogi et al fails to satisfy some modes of operation which produce more substrate current than that which can be pumped by the active cycle bias circuit. Among these modes of operation are burn-in, where more substrate current is produced by high operating voltage, and parallel test, where more substrate current is produced by additional active arrays.
SUMMARY OF THE INVENTION
These issues are resolved by a circuit for generating a bias for a semiconductor device. A control circuit activates only one of a plurality of enable signals at any time. Each of a plurality of bias circuits is responsive directly to a different enable signal from the control circuit. At any time, only one of the bias circuits is enabled by an active enable signal from the control circuit. The enabled bias circuit controls the bias applied to a common bias terminal connected to the outputs of each of the bias circuits.
The present invention provides a stable substrate reference potential for a variety of operating modes. Power is conserved over previous methods by enabling only one bias circuit for any operational mode. A further improvement incorporates an on-demand bias circuit that is enabled whenever substrate bias exceeds predetermined limits during special operating modes such as burn-in or parallel test.
REFERENCES:
patent: 4344002 (1982-08-01), Chao
patent: 4430581 (1984-02-01), Mogi et al.
patent: 4438346 (1984-03-01), Chuang et al.
patent: 4460835 (1984-07-01), Masuoka
patent: 4686386 (1987-08-01), Tadao
patent: 4961162 (1990-10-01), Kumanoya et al.
patent: 5022005 (1991-06-01), Tohnismi
patent: 5034625 (1991-07-01), Min et al.
patent: 5065091 (1991-11-01), Tobita
patent: 5157291 (1992-10-01), Shimoda
patent: 5162668 (1992-11-01), Chen et al.
patent: 5208557 (1993-05-01), Kersh, III
patent: 5220534 (1993-06-01), Redwine et al.
patent: 8905545 (1989-06-01), None
Edited by Christopher Morris,Academic Press Dictionary of Science and Technology, Academic Press, Inc., Harcourt Brace Jovanovich, Publishers, Copyright 1992, 1986.
New Riverside University Dictionary, The Riverside Publishing Company, Copyright 1984, 1988 Houghton Mifflin Company, p. 842.
Chair, Gediminas P. Kurpis; Editor, Christopher J. Booth,The New IEEE Standard Dictionary of Electrical and Electronics Terms [Including Abstracts of all Current IEEE Standards], Fifth Edition, Copyright 1993, Jan. 15, 1993, p. 1218-1219.
Loh Wah Kit
McAdams Hugh P.
Tsay Ching-yuh
Le Dinh T.
Rountree Robert N.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Low power substrate bias circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power substrate bias circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power substrate bias circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2566796