Patent
1996-06-10
1997-10-28
Kim, Matthew M.
395471, G06F 1200
Patent
active
056825153
ABSTRACT:
A four-way cache data memory is provided, having a cache data RAM (30) and a tag RAM (28). The tag RAM (28) is enabled to access one of the tags therein. This tag is compared with the tag portion of the received memory address to determine if a tag is stored therein. If a true comparison results, a HIT is indicated and this is utilized to enable a portion of the cache data RAM (30). The data in the enabled portion is then output on the data bus. Additionally, the data output of the cache data RAM (30) is inhibited unless it is determined that the cache data stored in the cache data RAM (30) is valid, this information stored in a status RAM (62).
REFERENCES:
patent: 4493026 (1985-01-01), Olnowich
patent: 4803621 (1989-02-01), Kelly
patent: 4870622 (1989-09-01), Aria et al.
patent: 4894770 (1990-01-01), Ward et al.
patent: 4910656 (1990-03-01), Scales, III et al.
patent: 4926385 (1990-05-01), Fujishima et al.
patent: 4928239 (1990-05-01), Baum et al.
patent: 4930106 (1990-05-01), Danilenko et al.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4933837 (1990-06-01), Freidin
patent: 4939641 (1990-07-01), Schwartz et al.
patent: 4953164 (1990-08-01), Asakura et al.
patent: 5018061 (1991-05-01), Kishigami et al.
patent: 5019971 (1991-05-01), Lefsky et al.
patent: 5185878 (1993-02-01), Baror et al.
patent: 5210845 (1993-05-01), Crawford et al.
patent: 5210849 (1993-05-01), Takahashi et al.
Cache Tutorial, Intel Corporation, 1990.
Lau William
Sheppard Douglas Parks
Benchmarq Microelectronics, Inc.
Bragdon Reginald G.
Howison Gregory M.
Kim Matthew M.
LandOfFree
Low power set associative cache memory with status inhibit of ca does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power set associative cache memory with status inhibit of ca, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power set associative cache memory with status inhibit of ca will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1032341