Coded data generation or conversion – Digital code to digital code converters – Parallel to serial
Reexamination Certificate
2006-07-18
2006-07-18
Jeanglaude, Jean Bruner (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
Parallel to serial
C341S100000
Reexamination Certificate
active
07079055
ABSTRACT:
A serializer for multiplexing 2Ndata streams, each data stream having a frequency of f/(2N), N being a positive integer. The serializer comprises 2N−1 instances of a dual-edge multiplexer flip-flop circuit, N frequency domains including a first frequency domain having the frequency f/2Nand a last frequency domain having a frequency f/2, and an output providing serialized data at frequency f clocked at half that rate. Thus, the highest clock signal frequency input into the serializer is f/2.
REFERENCES:
patent: 4829471 (1989-05-01), Banerjee et al.
patent: 5357249 (1994-10-01), Azaren et al.
patent: 5572721 (1996-11-01), Rostamian
patent: 5689731 (1997-11-01), West et al.
patent: 5798720 (1998-08-01), Yano
patent: 5844844 (1998-12-01), Bauer et al.
patent: 5982309 (1999-11-01), Xi et al.
patent: 6107946 (2000-08-01), Jeong
patent: 6301322 (2001-10-01), Manning
patent: 6335696 (2002-01-01), Aoyagi et al.
patent: 6348825 (2002-02-01), Galbi et al.
patent: 6608513 (2003-08-01), Tschanz et al.
patent: 6614371 (2003-09-01), Zhang
patent: 2003/0201920 (2003-10-01), Zhang
Gabrik Michael T.
Jeanglaude Jean Bruner
Seiko Epson Corporation
LandOfFree
Low-power serializer with half-rate clocking and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-power serializer with half-rate clocking and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-power serializer with half-rate clocking and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3556676