Low power serial link

Details Low power serial link Low power serial link

2011-08-16

2011-08-16

Fan, Chieh M (Department: 2611)

Pulse or digital communications

Receivers

Angle modulation

C375S242000, C375S244000

Reexamination Certificate

active

08000412

ABSTRACT:
The present invention relates to a low power serial link employing differential return-to-zero signaling. A receiver circuit consistent with some embodiments includes an input circuit for receiving differential serial data signals that form a differential return-to-zero signaling and a clock recovery circuit. The clock recovery circuit is coupled to the input circuit and includes a logic gate configured to generate a clock signal by using said differential serial data signals.

REFERENCES:
patent: 5943382 (1999-08-01), Li et al.
patent: 6788103 (2004-09-01), Feldman et al.
patent: 7009425 (2006-03-01), Loinaz et al.
patent: 7521976 (2009-04-01), Sudjian et al.
patent: 7551651 (2009-06-01), Yen
patent: 7590210 (2009-09-01), Aweya et al.
patent: 2003/0081803 (2003-05-01), Petilli et al.
patent: 2003/0185308 (2003-10-01), Schoenborn
patent: 2005/0191061 (2005-09-01), Liu et al.
patent: 2006/0132168 (2006-06-01), Yang et al.
patent: 2007/0041483 (2007-02-01), Iwata et al.
patent: 2007/0243851 (2007-10-01), Shoarinejad et al.
patent: 2009/0097864 (2009-04-01), Kershteyn
patent: 2009/0115472 (2009-05-01), Pfaff et al.

Affiliated with

Also associated with

Rating

Low power serial link does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power serial link, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power serial link will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2635366