Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude
Reexamination Certificate
2007-09-18
2007-09-18
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By amplitude
C327S559000
Reexamination Certificate
active
11017477
ABSTRACT:
A receiver includes clocked, differential equalization circuitry to compensate for signal attenuation that varies with the frequency of the input signal received over a respective communication channel. The incoming signal is split into filtered and unfiltered signal components. Separate current-steering transistors coupled in parallel amplify the filtered and unfiltered components and sum the results. The filter or filters used to separate the signal components may be tunable, e.g. using voltage-controlled filter components. The ratio of device sizes for the current-steering transistors sets the magnitude of the boost applied to high-frequency components. The embodiments include adjustable or programmable current-steering networks to facilitate adjustments that accommodate the unique characteristics of individual communication channels.
REFERENCES:
patent: 4547741 (1985-10-01), Katakura
patent: 4750155 (1988-06-01), Hsieh
patent: 5646905 (1997-07-01), Pogrebnoy
patent: 5745423 (1998-04-01), Tai
patent: 5844431 (1998-12-01), Chen
patent: 6225795 (2001-05-01), Stratakos et al.
patent: 6239667 (2001-05-01), Roth
patent: 6265911 (2001-07-01), Nairn
patent: 6266379 (2001-07-01), Dally
patent: 6329874 (2001-12-01), Ye et al.
patent: 6353343 (2002-03-01), Payne et al.
patent: 6429692 (2002-08-01), Chan et al.
patent: 6437639 (2002-08-01), Nguyen et al.
patent: 6731683 (2004-05-01), Fiedler et al.
patent: 6812872 (2004-11-01), Lu
patent: 6819166 (2004-11-01), Choi et al.
patent: 2004/0008059 (2004-01-01), Chen et al.
patent: 40 22 468 (1992-01-01), None
Choi, Jong-Sang, et al. “A CMOS 3.5Gbps Continuous-time Adaptive Cable Equalizer with Joint Adaptation Method of Low-Frequency Gain and High-Frequency Boosting.” 2003, Symposium on VLSI Circuits Digest of Technical Papers pp. 103-106.
U.S. Appl. No. 60/572,951, filed May 21, 2004, Ramin Farjad-Rad.
Inukai, T. et al., “Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration.” CICC 05/04 Technical Program. 4 pages.
Rao, Rahul M. et al.“Circuit Techniques for Gate and Sub-Threshold Leakage Minimization in Future CMOS Technologies.” European Solid-State Circuits Conference. Sep. 2003. 4 pages.
Sidiropoulos, Stefanos, et al., “A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers.” IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997, pp. 681-690.
Shakiba, Mohammad Hossein, “A 2.5 Gb/s Adaptive Cable Equalizer.” 1999 IEEE International Solid-State Circuits Conference, Session 23, Paper WP 23.3 pp. 396-397.
Baker, Alan J., “An Adaptive Cable Equalizer for Serial Digital Video Rates to 400 Mb/s”. 1998 IEEE International Solid-State Circuist Conference, Session 10, Paper FA 10.7, pp. 174-175.
Granberg, Tom, “Handbook of Digital Techniques for High-Speed Design.” (C) 2004 by Pearson Education, Inc. Publishing as Prentice Hall PTR. Cover sheet, pub. sheet, pp. 211-226.
Stojanovic, Vladimir, “Transmit Pre-Emphasis for High-Speed Time-Division-Multiplexed Serial-Link Transceiver”, Dept. of Electrical Engineering, Stanford Univ. 6 pages, Submitted to IEEE Symposium on VLSI Circuits, Jun. 2003.
Zerbe, J., “Equalization and Clock Recovery for a 2.5-10Gb/s 2-PAM/4-PAM Backplane Transceiver Cell.” ISSCC 2003, Session 4, paper 4.6. 10 pgs, Feb. 10, 2003.
Zerbe, J., “Equalization and Clock Recovery for a 2.5-10-Gb/s 2-PAM/4-PAM Backplane Transceiver Cell.” IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003, pp. 2121-2130.
Kudoh, Yoshiharu, “A 0.3-um CMOS 5-Gb/s 10-m 28 AWG Cable Transceiver with No-Feedback-Loop Continuous-Time Post-Equalizer.” IEEE Journal of Solid-State Circuits, vol. 38, No. 5, May 2003. pp. 741-746.
Madduri, Vasanta. High Speed Backplanes in Communications Systems. Mar. 2004. 7 pages.
Zhang, Johnny et al. White Paper on Transmit Pre-Emphasis and Receive Equalization. Oct. 31, 2002. 8 pages.
Stojanovic, Vladimir, “Adaptive Equalization and Data Recovery in a Dual-Mode (PAM2/4) Serial Link Transceiver.” Dept. of Electrical Engineering, Stanford. 4 pages, no date.
Madduri, Vasanta. High Speed Backplanes in Communications Systems. Presented at the Communications Design Conference, Mar. 2004. 25 pages.
Farjad-Rad, Ramin. 0.622-8.0Gbps 150mW Serial IO Macrocell with Fully Flexible Preemphasis and Equalization. Symposium on VLSI Circuits Digest of Technical Papers, no date.
Behiel Arthur J.
Le Dinh T.
Rambus Inc.
Silicon Edge Law Group LLP
LandOfFree
Low-power receiver equalization in a clocked sense amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-power receiver equalization in a clocked sense amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-power receiver equalization in a clocked sense amplifier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3755120