Low power output block for large ROM

Details Low power output block for large ROM Low power output block for large ROM

1998-04-20

1999-04-13

Nelms, David

Static information storage and retrieval

Read only systems

Semiconductive

36518905, 365191, G11C 1700

Patent

active

058944311

ABSTRACT:
In a ROM having a ROM core and a plurality of output enable circuit blocks, precharging is achieved by precharging one or more nodes in each output enable circuit block. Each of the nodes corresponds to a group of bit lines. Substantially less current is used to precharge the nodes than is used to precharge multiple bit lines. The output enable circuit block includes a plurality of column enable circuits and a least one buffer. Each column enable circuit receives an enable signal and a bit line signal, and has an output line coupled to one of the buffers. During precharging, the output lines are in tri-state and the precharge signal drives the buffers. After precharging, one enable signal goes active. The corresponding column enable circuit generates an output which drives a buffer. The other column enable circuits are in tri-state.

REFERENCES:
patent: 4404654 (1983-09-01), Kamuro et al.
patent: 5373480 (1994-12-01), Kudou
patent: 5428574 (1995-06-01), Kuo et al.

Affiliated with

Also associated with

Rating

Low power output block for large ROM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power output block for large ROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power output block for large ROM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-226127