Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1983-07-20
1986-04-29
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307254, 307300, 307443, 307456, H03K 1760
Patent
active
045859531
ABSTRACT:
Power dissipation in an off-chip driver circuit is decreased by utilizing a selectively switched transistor to discharge the base of the output pull-down transistor, and by using a large resistance in the base current path for the first stage of the Darlington pull-up transistors. An additional transistor having a larger emitter area and coupled to a lower potential source is connected in parallel with the normal phase-splitter transistor to provide additional output current sinking capability, and a current mirror is connected to control the current through both the phase splitting transistor and the additional transistor to control the turn-on transition of the pull-down output transistor.
REFERENCES:
patent: 3491251 (1970-01-01), Witsell
patent: 3553486 (1971-01-01), Dow
patent: 3602735 (1971-08-01), Lodi
patent: 3609405 (1971-09-01), Surprise et al.
patent: 3619659 (1971-11-01), Meyer et al.
patent: 3656004 (1972-04-01), Kemerer
patent: 3710145 (1973-01-01), Williamson et al.
patent: 3735572 (1973-05-01), Tu
patent: 3805090 (1974-04-01), Kaiser
patent: 3824408 (1974-07-01), Brunel
patent: 3858059 (1974-12-01), Khanna
patent: 3959665 (1976-05-01), Gilbreath et al.
patent: 3996482 (1976-12-01), Lockwood
patent: 4016431 (1977-04-01), Henle et al.
patent: 4063116 (1977-12-01), Schmoock
patent: 4071783 (1978-01-01), Knepper
patent: 4092551 (1978-05-01), Howard et al.
patent: 4167649 (1979-09-01), Ohsawa et al.
patent: 4251737 (1981-02-01), Gaudenzi
patent: 4251742 (1981-02-01), Beelitz
patent: 4301383 (1981-11-01), Taylor
patent: 4321490 (1982-03-01), Bechdolt
patent: 4330723 (1982-05-01), Griffith
patent: 4346312 (1982-08-01), Christopherson
Patent Abstracts of Japan, vol. 2, No. 102, Aug. 23, 1978 & JP-A-53-68064 (Fujitsu K.K.) 6-17-1978.
Patent Abstracts of Japan, vol. 7, No. 94, Aug. 20, 1983, p. 5257 e78; & JP-A-58-19032 (Nippon Denki K.K.).
Patent Abstracts of Japan, vol. 7, No. 129, Jun. 4, 1983; & JP-A-58-44821 (Nippon Denki K.K.) 3-15-1983.
IBM Technical Disclosure Bulletin, vol. 17, No. 10, Mar. 1975, p. 2920.
IBM Technical Disclosure Bulletin, vol. 25, No. 3A, Aug. 1982, pp. 999-1000; No. 12, May 1983, pp. 6632-6633.
IBM Technical Disclosure Bulletin, vol. 18, No. 11, Apr. 1976, Slowing the Rise Time of Unterminated Emitter-Follower Drivers, by Y. R. Gopalakrishna et al.
IBM Technical Disclosure Bulletin, vol. 17, No. 10, Mar. 1975, Saturated Off-Chip Driver for Low-Power Application, by K. F. Mathews and Y. R. Gopalakrishna.
Gaudenzi Gene J.
Norsworthy John P.
Phan Nghia V.
Reedy Dennis C.
Hudspeth D. R.
International Business Machines - Corporation
Miller Stanley D.
LandOfFree
Low power off-chip driver circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power off-chip driver circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power off-chip driver circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-142853