Low power memory device

Details Low power memory device Low power memory device

2011-03-29

2011-03-29

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Addressing

Plural blocks or banks

Reexamination Certificate

active

07916570

ABSTRACT:
In a memory device having a memory core and a signal interface, receiving a command that specifies at least a portion of a memory access. During the memory access, transferring data between the memory core and the signaling interface, and transferring the data between the signaling interface and an external signal path, and prior to transferring the data between the signaling interface and the external signal path, receiving enable information to selectively enable at least a first memory resource and a second memory resource, wherein each of the first memory resource and the second memory resource performs a control function associated with the memory access.

REFERENCES:
patent: 5440514 (1995-08-01), Flannagan et al.
patent: 5680361 (1997-10-01), Ware et al.
patent: 5764963 (1998-06-01), Ware et al.
patent: 5765020 (1998-06-01), Barth et al.
patent: 5844855 (1998-12-01), Ware et al.
patent: 5864505 (1999-01-01), Higuchi
patent: 5872996 (1999-02-01), Barth et al.
patent: 5875132 (1999-02-01), Ozaki
patent: 5881017 (1999-03-01), Matsumoto et al.
patent: 5896545 (1999-04-01), Barth et al.
patent: 5940340 (1999-08-01), Ware et al.
patent: 6035369 (2000-03-01), Ware et al.
patent: 6075730 (2000-06-01), Barth et al.
patent: 6122189 (2000-09-01), Batra
patent: 6151239 (2000-11-01), Batra
patent: 6163491 (2000-12-01), Iwamoto et al.
patent: 6185149 (2001-02-01), Fujioka et al.
patent: 6209071 (2001-03-01), Barth et al.
patent: 6263448 (2001-07-01), Tsern et al.
patent: RE37409 (2001-10-01), Barth et al.
patent: 6314051 (2001-11-01), Farmwald et al.
patent: 6343352 (2002-01-01), Davis et al.
patent: 6347354 (2002-02-01), Abhyankar et al.
patent: 6356975 (2002-03-01), Barth et al.
patent: 6401167 (2002-06-01), Barth et al.
patent: 6470405 (2002-10-01), Barth et al.
patent: 6493789 (2002-12-01), Ware et al.
patent: 6496897 (2002-12-01), Ware et al.
patent: 6591353 (2003-07-01), Barth et al.
patent: 6640292 (2003-10-01), Barth et al.
patent: 6681268 (2004-01-01), Kikuchi et al.
patent: 6718431 (2004-04-01), Barth et al.
patent: 6778454 (2004-08-01), Duh et al.
patent: 6826663 (2004-11-01), Perego et al.
patent: 6842864 (2005-01-01), Barth et al.
patent: 6868474 (2005-03-01), Barth et al.
patent: 6889300 (2005-05-01), Davis et al.
patent: 6895474 (2005-05-01), Ryan et al.
patent: 2003/0131160 (2003-07-01), Hampel et al.
patent: 2004/0037140 (2004-02-01), Kang
patent: 2005/0152210 (2005-07-01), Park et al.
patent: 2006/0069855 (2006-03-01), Ha et al.
patent: 2006/0187721 (2006-08-01), Freebern
patent: 10-172283 (1998-06-01), None

Affiliated with

Also associated with

Rating

Low power memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2717095