Static information storage and retrieval – Powering – Data preservation
Reexamination Certificate
2006-04-04
2006-04-04
Phung, Anh (Department: 2824)
Static information storage and retrieval
Powering
Data preservation
C365S226000
Reexamination Certificate
active
07023758
ABSTRACT:
A memory system includes a memory array, a plurality of wordline drivers, a row address decoder block which has a plurality of outputs connected to selected ones of the wordline drivers, a row selector block which has a selector lines connected to individual ones of the wordline drivers. A power management circuit having a power down input for a power down input signal (WLPWRDN) and a wordline power down output (WLPDN) is connected to the wordline drivers to lower the power consumption thereof as a function of the power down input signal.
REFERENCES:
patent: 4120047 (1978-10-01), Varadi
patent: 5313430 (1994-05-01), Rawlins et al.
patent: 5877616 (1999-03-01), Wan et al.
patent: 6115308 (2000-09-01), Hanson et al.
patent: 6141240 (2000-10-01), Madan et al.
patent: 6236617 (2001-05-01), Hsu et al.
patent: 6426914 (2002-07-01), Dennard et al.
Fredeman Gregory J
Golz John W.
Hanson David R.
Kim Hoki
Parries Paul C.
International Business Machines - Corporation
Jones Graham S.
Nguyen Hien
Phung Anh
Schnurmann H. Daniel
LandOfFree
Low power manager for standby operation of a memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power manager for standby operation of a memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power manager for standby operation of a memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3535427