Low-power low-jitter variable delay timing circuit

Details Low-power low-jitter variable delay timing circuit Low-power low-jitter variable delay timing circuit

1999-12-01

2001-11-13

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With specific source of supply or bias voltage

C327S540000

Reexamination Certificate

active

06316987

ABSTRACT:

BACKGROUND OF THE INVENTION
Delay elements arc used in a wide variety of digital timing circuits including ring oscillators, voltage-controlled oscillators, tapped delay lines, and clock buffers. These circuits are in turn used to provide timing signals to data communication circuits, microprocessors, and other digital systems. Depending on the application, delay elements may either have a fixed delay or a variable delay. The delay of a variable delay element is controlled by an input signal that may be either analog or digital. A good delay element is one that dissipates little power and has a very stable delay, exhibiting very low cycle-to-cycle delay variation or jitter in the presence of powersupply noise.
In the prior art, delay elements have been constructed from CMOS inverters, current-starved inverters, and source-coupled FET logic circuits. Such prior-art delay elements are described in Dally and Poulton,
Digital Systems Engineering,
Cambridge, 1998, pp. 589-603.
FIG. 1
shows a prior art tapped delay line formed from a series of CMOS inverters
30
. The input signal on the left is delayed to generated signals p
1
-p
4
on the outputs of each inverter. By itself, this line provides a fixed delay. With the addition of a multiplexer to select one of the taps for output, it can provide a discrete variable delay. While CMOS inverter delay lines are simple, their delay is not well controlled. The delay varies with process, voltage, and temperature variations. Cycle-to-cycle variations in the supply voltage result in large cycle-to-cycle delay variations or jitter.
The current-starved delay element of
FIG. 2
is an example of a prior-art voltage-controlled delay element. The input signal, in, is delayed by three inverters
32
to generate output, out. Each inverter has its supply and ground current limited by FETs
34
and
36
respectively, wired as current sources. The current, and hence the delay of the line is controlled by control voltage, vctrl. As vctrl is increased the current in each current source is increased allowing the inverters to switch more rapidly and hence reducing delay. The current-starved inverter delay line can be adjusted, by varying vctrl, to compensate for process, temperature, and average supply voltage variations. However, it still has high jitter because of its sensitivity to cycle-to-cycle power supply variations. Also, even with maximum voltage on vctri, its speed is limited by the series connection of the current-source FETs with the inverters. This circuit is discussed in more detail in Dally and Poulton, pp. 211-212 and p. 590.
Most high-performance timing circuits built today use the source-coupled circuit shown in
FIG. 3. A
differential input, inP, inN, is delayed by three differential source-coupled stages
42
with PFET loads to generate differential output, outP, outN. This circuit has lower jitter than the CMOS inverter or current-starved inverter delay lines because its differential design rejects a portion of the power supply noise. However it dissipates considerably more power than the inverter-based delay lines and still has substantial jitter. Its power supply rejection is not perfect because the current source has a finite output impedance and the load resistors are non-linear. This circuit is described in more detail in Dally and Poulton, pp. 593-603.
Regulating the supply voltage as shown in
FIG. 4
can reduce the jitter problem with CMOS inverter delay lines. Input voltage vctrl, through a voltage follower
50
, controls the supply voltage to a series of CMOS inverters
52
. Regulating the supply voltage with the voltage follower reduces power supply jitter, while the vctrl input allows voltage control over the delay of the line which may be used to adjust for fixed delay variations. This approach is described in more detail in Daily and Poulton, p. 593.
One can also regulate the current to the delay line as shown in FIG.
5
. The control voltage, vctrl, generates a current that is mirrored using a cascoded current mirror circuit
60
to supply a constant current to the inverters
62
of a three-element inverter delay line. This approach is described in von Kaenel, “A Low-Power Clock Generator for a Microproccssor Application,”
Journal of Solid
-
State Circuits,
33(11), pp. 1634-9.
SUMMARY OF THE INVENTION
The present invention overcomes the limitations of prior-art delay elements by offering the low-power of a CMOS inverter delay element with significantly lower jitter than previous approaches using current-starved inverters, cascoded current sources, or voltage followers.
Previous approaches to regulating the current or voltage to a CMOS delay line suffer from poor bandwidth of the regulating circuits. Thus, while the circuits cancel DC and low-frequency variations in the power supply voltage, high-frequency supply variations still cause significant jitter in the delay of the element. Because of limited bandwidth, a typical voltage follower rejects supply noise only up to a few tens of MHZ. A current-regulator, while it has a high DC output impedance, has a low AC impedance due to gate overlap capacitances. This low AC impedance couples high-frequency supply noise directly onto the supply of the CMOS inverters, causing high-frequency jitter. The cascoded current source also requires significant voltage headroom (a voltage drop from the positive supply Vdd to the inverter supply voltage), preventing its use in high-speed, low-voltage applications.
In accordance with the present invention, a timing circuit comprises a delay element and a current source circuit. The current source circuit, which includes a differential amplifier, supplies current to the delay elements through a supply node. The differential amplifier compares the voltage on the supply node to a voltage on a current control node to control the supplied current.
The preferred delay element is a differential CMOS inverter.
The preferred current source circuit comprises a first transistor that sources reference current and a second transistor that supplies current to the delay elements. The differential amplifier holds terminals of the first and second transistors at substantially the same voltage. Preferably, the differential amplifier is an operational amplifier which has a wide output voltage swing.
The preferred current source circuit comprises a controlled current source, a first transistor in series with the controlled current source and a second transistor supplying the current to the delay element. The current control node is between the first transistor and the current source, and the differential amplifier drives the gates of the first and second transistors. An RC compensating circuit may be coupled to the current control node.
In one application, the timing circuit further comprises a voltage regulator in combination with the current source circuit. The voltage regulator compares a voltage applied to the delay element with a reference voltage to control a current set point applied to the current source circuit.
Other applications include a voltage control oscillator, a phase-locked loop, a delay-locked loop and a clock buffer.


REFERENCES:
patent: 4922141 (1990-05-01), Lofgren et al.
patent: 5473277 (1995-12-01), Furumochi
patent: 5532653 (1996-07-01), Adkins
patent: 5576656 (1996-11-01), McClure
patent: 5596297 (1997-01-01), McClure et al.
patent: 6011428 (2000-01-01), Tsukude et al.
patent: 6046624 (2000-04-01), Nam et al.
You, Fan et al., “An Improved Tail Current Source for Low Voltage Applications,” IEEE Journal of Solid-State Circuits, vol. 32, No. 8, Aug. 1997, pp. 1173-1180.
von Kaenel, Vincent R., “A High-Speed, Low-Power Clock Generator for a Microprocessor Application,” IEEE Journal of Solid-State Circuits, vol. 33, No. 11, Nov. 1998, pp. 1634-1639.
Garlepp, Bruno W. et al., “A Portable Digital DLL for High-Speed CMOS Interface Circuits,” IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999, pp. 632-644.
Dally, William J. and John W. Poulton, “Digital Systems Engineering,” Cambridge University Press, 1988, pp. 211-212, 5

Affiliated with

Also associated with

Rating

Low-power low-jitter variable delay timing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low-power low-jitter variable delay timing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-power low-jitter variable delay timing circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2609247