Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Reexamination Certificate
2005-10-11
2005-10-11
Jeanpierre, Peguy (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
C341S144000
Reexamination Certificate
active
06954162
ABSTRACT:
In a high order delta sigma modulator stage having integrators with pipelined cross coupled input circuits, the processing delay between an upstream integrator and a downstream integrator is decreased from a full cycle of a clock used to control the high order delta sigma modulator stage to a half cycle of the clock, while the processing delay between a quantizer and a portion of a digital-to-analog converter that provides feedback to the upstream integrator is increased by a half cycle of the clock. This configuration: (1) eliminates poles from the transfer function that defines processing of a signal by the high order delta sigma modulator stage, (2) reduces the power consumed by the high order delta sigma modulator stage for a given settling time requirement, (3) facilitates reducing the size of the summing junction switches in the high order delta sigma modulator stage to decrease distortions due to charge injections, and (4) allows a reference signal voltage, which is coupled to a cross coupled feedback switched capacitor network in the integrators, to be set equal to one of two power supply voltages for the high order delta sigma modulator stage, thereby further reducing the power consumed by the delta sigma modulator.
REFERENCES:
patent: 5030954 (1991-07-01), Ribner
patent: 6535153 (2003-03-01), Zierhofer
patent: 6577259 (2003-06-01), Jelonnek
patent: 6809672 (2004-10-01), Gupta
Adams, R.W., “The Design of High-Order Single-Bit ΔΣ ADCs,” from Norsworthy, S.R. et al. (editors),Delta-Sigma Data Converters,IEEE Press, pp. v-xiv and 165-191 (1997), no month.
Aziz, P.M. et al., “An Overview of Sigma-Delta Converters,”IEEE Signal Processing Magazine,IEEE, pp. 61-84 (Jan. 1996).
Brandt, B.,High-Speed Cascaded ΔΣ ADCs,from Norsworthy, S.R. et al. (editors),Delta-Sigma Data Converters,IEEE Press, pp. v-xiv and 219-243 (1997), no month.
Brandt, B.P. and Wooley, B.A., “A 50-MHz Multibit Sigma-Delta Modulator for 12-b 2-MHz A/D Conversion,”IEEE Journal of Solid-State Circuits,IEEE, vol. 26, No. 12, pp. 1746-1756 (Dec. 1991).
Brandt, B.P. et al.,Analog Circuit Design for ΔΣ ADCs,from Norsworthy, S.R. et al. (editors),Delta-Sigma Data Converters,IEEE Press, pp. v-xiv and 334-348 (1997), no month.
Candy, J.C.,An Overview of Basic Concepts,from Norsworthy, S.R. et al. (editors),Delta-Sigma Data Converters,IEEE Press, pp. v-xiv and 1-43 (1997), no month.
Carley, R.L. et al.,Delta-Sigma ADCs with Multibit Internal Converters,from Norsworthy, S.R. et al. (editors),Delta-Sigma Data Converters,IEEE Press, pp. x-xiv and 244-281 (1997), no month.
DSPatch,Special Reprint Edition, Analog Devices, Inc., 16 pages (Winter 1990), no month.
Noriega, G.,Sigma-Delta A/D Converters—Audio and Medium Bandwidths,RMS Instruments, from http://www.rmsinst.com/dt3.htm, 7 pages (Feb. 1996).
Rebeschini, M.,The Design of Cascaded ΔΣ ADCs,from Norsworthy, S.R. et al. (editors),Delta-Sigma Data Converters,IEEE Press, pp. v-xiv and 192-197 (1997), no month.
Ribner, D.R., “A Comparison of Modulator Networks for High-Order Oversampled εΣ Analog-to-Digital Converters,”IEEE Transactions on Circuits and Systems,IEEE Circuits and Systems Society, vol. 38, No. 2, pp. 145-159 (Feb. 1991).
Copy of International Search Report of Appln. No. PCT/US03/08837, mailed Sep. 4, 2003, 5 pages.
Broadcom Corporation
Jeanpierre Peguy
Lauture Joseph
LandOfFree
Low power, high SNR, high order delta sigma modulator stage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power, high SNR, high order delta sigma modulator stage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power, high SNR, high order delta sigma modulator stage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3478065