Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2007-03-13
2007-03-13
Zweizig, Jeffrey (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
C327S544000
Reexamination Certificate
active
11119283
ABSTRACT:
An integrated circuit is provided which includes a multi-state circuit with a first PMOS transistor and a first NMOS transistor. In an active mode, the multi-state circuit is operable to switch between a first state in which the first PMOS transistor is turned on and the first NMOS transistor is turned off and a second state in which the first PMOS transistor is turned off and the first NMOS transistor is turned on. A power source NMOS transistor has a drain connected to a supply voltage terminal and has a source connected to a source of the first PMOS transistor. A power source PMOS transistor has a drain connected to a an effective ground terminal and has a source connected to a source of the first NMOS transistor.
REFERENCES:
patent: 4929853 (1990-05-01), Kim et al.
patent: 5115150 (1992-05-01), Ludwig
patent: 5151620 (1992-09-01), Lin
patent: 5175448 (1992-12-01), Fujii
patent: 5204900 (1993-04-01), Pires
patent: 5661419 (1997-08-01), Bhagwan
patent: 5668770 (1997-09-01), Itoh et al.
patent: 5703522 (1997-12-01), Arimoto et al.
patent: 5748016 (1998-05-01), Kurosawa
patent: 5774393 (1998-06-01), Kuriyama et al.
patent: 5880604 (1999-03-01), Kawahara et al.
patent: 5896336 (1999-04-01), McClure
patent: 5936892 (1999-08-01), Wendell
patent: 6049245 (2000-04-01), Son et al.
patent: 6091629 (2000-07-01), Osada et al.
patent: 6107869 (2000-08-01), Horiguchi et al.
patent: 6111780 (2000-08-01), Bertin
patent: 6137715 (2000-10-01), Cho et al.
patent: 6141240 (2000-10-01), Madan et al.
patent: 6172899 (2001-01-01), Marr et al.
patent: 6175533 (2001-01-01), Lee et al.
patent: 6181608 (2001-01-01), Keshavarzi et al.
patent: 6191615 (2001-02-01), Koga
patent: 6204696 (2001-03-01), Krishnamurthy et al.
patent: 6208554 (2001-03-01), Phan et al.
patent: 6288969 (2001-09-01), Gibbins et al.
patent: 6307234 (2001-10-01), Ito et al.
patent: 6370052 (2002-04-01), Hsu et al.
patent: 6404269 (2002-06-01), Voldman
patent: 6411157 (2002-06-01), Hsu et al.
patent: 6442086 (2002-08-01), Dean
patent: 6466470 (2002-10-01), Chang
patent: 6492837 (2002-12-01), Narendra et al.
patent: 6519204 (2003-02-01), Slamowitz et al.
patent: 6639828 (2003-10-01), Itoh et al.
patent: 6759873 (2004-07-01), Kang et al.
patent: 6804143 (2004-10-01), Hobson et al.
patent: 6888202 (2005-05-01), Kang et al.
patent: 6900690 (2005-05-01), Kang et al.
patent: 6946901 (2005-09-01), Kang et al.
patent: 2004/0017711 (2004-01-01), Kang et al.
patent: 2005/0190633 (2005-09-01), Kang et al.
patent: 2005/0201144 (2005-09-01), Kang et al.
patent: 58009290 (1983-01-01), None
patent: 434537 (2001-05-01), None
Horiguchi M. et al. (Nov. 1993). “Switched-Source-Impedance CMOS Circuit for Low Standby Subthreshold Current Giga-Scale LSI's”, IEEE Journal of Solid State Circuits, 28(11):1131-1135.
Burr J. et al., (Feb. 1994). “A 200mV Self-Testing Encoder/Decoder using Stanford Ultra-Low-Power CMOS”, ISSCC Digest of Technical Papers, pp. 84-85.
Assaderaghi et al. (Jun. 1994). “A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation”, International Electron Devices Meeting, digest of Technical Papers, pp. 809-812.
Seta K. et al. (Feb. 1995). “50% Active-Power Saving without Speed Degradation Using Standby Power Reduction (SPR) Circuit”, in ISSCC Digest of Technical Papers, pp. 318-319.
Mutoh et al. (Aug. 1995). “1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS”, IEEE Journal of Solid State Circuits, 30(8): 845-854.
Horenstein Mark N. (1996). Microelectronic Circuits & Devices, pp. 240-250.
Kuroda T. et al. (Feb. 1996). “A 0.9V 150MHz 10mW 4mm2 2D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme”, ISSCC Digest of Technical Papers, pp. 166-167.
Iwata T. et al. (Feb. 1997). “Gate-Over Driving CMOS Architecture for 0.5V Single-Power-Supply-Operated Devices”, ISSCC Digest of Technical Papers, pp. 290-291.
Shigematsu S. et al. (Jun. 1997). “A 1-V High-Speed MTCMOS Circuit Scheme for Power-Down Application Circuits”, IEEE Journal of Solid State Circuits, 32(6):861-869.
Kawaguchi et al. (Feb. 1998). “A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current”, ISSCC Digest of Technical Papers, pp. 192-193.
Yoo, Seung-Moon et al. (May 28-31, 2000). “New High Performance Sub-1V Circuit Technique with Reduced Standby Current and Robust Data Holding”, IEEE International Symposium on Circuits and Systems, Geneva, Switzerland, pp. 1-4.
Anis M. et al. (Jun. 2002). “Dynamic and Leakage Power Reduction in MTCHMOS Circuits Using an Automated Efficient Gate Clustering Technique,” IEEE, New Orleans, Louisiana, pp. 480-485.
Kang Sung-Mo
Yoo Seung-Moon
Morrison & Foerster / LLP
The Regents of the University of California
Zweizig Jeffrey
LandOfFree
Low-power high-performance integrated circuit and related... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-power high-performance integrated circuit and related..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-power high-performance integrated circuit and related... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3786211