Low power, high noise margin logic gates employing enhancement m

Details Low power, high noise margin logic gates employing enhancement m Low power, high noise margin logic gates employing enhancement m

1989-02-23

1990-06-26

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307450, 307475, H03K 1730

Patent

active

049374745

ABSTRACT:
A low power, high noise margin logic gate comprises: an input terminal, an output terminal, and first and second voltage supply terminals; an enhancement mode switching FET having a gate connected to the input terminal, a source and a drain; a load device connected between the drain of the switching FET and the first voltage supply terminal; a feedback device connected between the source of the switching FET and the second voltage supply terminal; a two terminal level shift device connected between the drain of the switching FET and the output terminal; and an enhancement mode pulldown FET having a gate connected to the source of the switching FET, a source connected to the second voltage supply terminal, and a drain connected to the output terminal. The logic gate as defined above operates as an invertor. The logic gate may further comprise one or more additional enhancement mode switching FETs, each having a drain connected to the load device, a source connected to the feedback device, and a gate connected to a corresponding input terminal. With the additional switching FETs and input terminals, the logic gate functions as a NOR gate.

REFERENCES:
patent: 4663543 (1987-05-01), Sitch
patent: 4743782 (1988-05-01), Nelson et al.
patent: 4818901 (1989-04-01), Young et al.

Affiliated with

Also associated with

Rating

Low power, high noise margin logic gates employing enhancement m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power, high noise margin logic gates employing enhancement m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power, high noise margin logic gates employing enhancement m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1127290