Low power domino tree decoder

Details Low power domino tree decoder Low power domino tree decoder

2002-03-25

2004-03-16

Nguyen, Viet Q. (Department: 2818)

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

C365S230010, C365S230030, C365S230090, C365S236000

Reexamination Certificate

active

06707753

ABSTRACT:

Due to the high degree of miniaturization possible today in semiconductor technology, the size and complexity of designs that may be implemented in hardware has increased dramatically. This has made it technologically feasible and economically viable to develop high-speed applications-specific architectures featuring a performance increase over previous architectures. Process scaling has been used in the miniaturization process to reduce the area needed for logic functions in an effort to lower the product costs. Process scaling continues to improve performance but at the expense of power.
Precharged Complementary Metal Oxide Semiconductor (CMOS) domino logic techniques may be applied to functional blocks to reduce power. Domino logic forms an attractive design style for high performance designs since its low switching threshold and reduced transistor count leads to fast and area efficient circuit implementations. Thus, domino CMOS has become a prevailing logic family for many high performance CMOS applications and is used in many state-of-the-art processors due to its high speed capabilities.
However, domino logic suffers from several design problems and one of the most notable design problems is the charge-sharing problem. In domino logic there are two operational phases, a pre-charge phase and an evaluation phase. The charge-sharing problem occurs when the charge that may be stored at the output node in the pre-charge phase is shared among the junction capacitance of transistors in the evaluation phase. Charge sharing may degrade the output voltage level or even cause an erroneous output value.
One drawback of domino CMOS is that the logic is precharged making the design sensitive to power constraints. Thus, there is a continuing need for better ways to provide flexibility for operating a microprocessor, memory or other circuit having domino logic while preserving low operating currents.


REFERENCES:
patent: 5343090 (1994-08-01), Proebsting
patent: 5369621 (1994-11-01), Mason
patent: 5550487 (1996-08-01), Lyon
patent: 5783949 (1998-07-01), Reohr et al.
patent: 6408421 (2002-06-01), Benes et al.
patent: 6429795 (2002-08-01), Amstutz
patent: 6594184 (2003-07-01), Staraitis et al.
patent: 2003/0043617 (2003-03-01), Staraitis et al.
patent: 2003/0140698 (2003-07-01), Garverick et al.
patent: 2003/0141899 (2003-07-01), Tzartzanis et al.
patent: 2000165247 (2000-06-01), None

Affiliated with

Also associated with

Rating

Low power domino tree decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power domino tree decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power domino tree decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3275540