Low-power direct digital frequency synthesizer architecture

Details Low-power direct digital frequency synthesizer architecture Low-power direct digital frequency synthesizer architecture

1995-09-29

1999-12-07

Pham, Chi H.

Pulse or digital communications

Miscellaneous

327105, 327106, 455 76, 708271, 708276, H04L 2300

Patent

active

059995815

ABSTRACT:
A direct digital frequency synthesizer for generating a digital sine or cosine function waveform receive digital input. Memory stores digital samples along portions of sine and cosine function waveforms. The memory outputs the digital samples in response to a first portion of the digital input. Control logic is responsive to the digital input and controls the output of the digital samples from the memory to allow digital samples along a complete cycle of the sine or cosine function waveform to be output even though only portions of the sine and cosine function waveforms are stored in the memory. A linear interpolator receives a second portion of the digital input and modifies digital samples output by the memory to generate intermediate digital samples between the digital samples stored in the memory to improve accuracy.

REFERENCES:
patent: 4809205 (1989-02-01), Freeman
patent: 5014231 (1991-05-01), Reinhardt et al.
patent: 5303412 (1994-04-01), Kushner
patent: 5321642 (1994-06-01), Golberg
patent: 5467294 (1995-11-01), Hu et al.
patent: 5475627 (1995-12-01), Inoue
patent: 5764087 (1998-06-01), Clark
A. Yamagishi, et al, A 2-V, 2-GHz Low-Power Direcy Digital Frequency Synthesizer Chip Set for Wireless Comunication, IEEE 1995 Custom Integrated Circuits Conference, pp. 319-322.
L. Tan, et al, A 200 MHZ Quadrature Digital Synthesizer/Mixer in 0.8 .mu.m CMOS, "IEEE Journal of Solid State Circuits", vol. 30, No. 3, Mar. 1995, pp. 193-200.
H. Nicholas, III et al, A 150-MHZ Direct Frequency Synthesizer in 1.25-.mu.m CMOS with -90-dBc Spurious Performance, "IEEE Journal of Solid-State Circuits", vol. 26, No. 12, Dec. 1991, pp. 1959-1969.
G. Chang, et al, WP 2.2: A Low-Power CMOS Digitally Synthesized 0-12 MHZ Agile Sinewave Generator, 1994 IEEE International Solid-State Circuits Conference, pp. 32-33.

Affiliated with

Also associated with

Rating

Low-power direct digital frequency synthesizer architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low-power direct digital frequency synthesizer architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-power direct digital frequency synthesizer architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-832660