Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1993-01-25
1994-10-25
Westin, Edward P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307475, 307443, H03K 1920, H03K 190175
Patent
active
053592409
ABSTRACT:
A low power signal buffer circuit for TTL signals includes a voltage reference controlled complementary MOSFET ("C-MOSFET") amplifier and a C-MOSFET inverter. The voltage reference controlled C-MOSFET amplifier receives a fixed reference voltage and a TTL input signal and provides a reference bias voltage. The C-MOSFET inverter has a pull-up P-type MOSFET which receives and is biased by the reference bias voltage, and a pull-down N-type MOSFET which receives the TTL input signal. The C-MOSFET inverter provides a TTL output signal with a substantially increased dynamic signal amplitude range. Current drain from the DC power supply for the buffer circuit decreases significantly as the TTL input signal state changes from "low" to "high" (e.g. logical "zero" to logical "one").
REFERENCES:
patent: 4347447 (1982-08-01), Proebsting
patent: 4568844 (1986-02-01), O'Conner
patent: 4724342 (1988-02-01), Sato et al.
patent: 4763021 (1988-08-01), Stickel
patent: 4808852 (1989-02-01), Kousaka et al.
patent: 4920287 (1990-04-01), Hartgring et al.
patent: 5087841 (1992-02-01), Rogers
patent: 5115434 (1992-05-01), Aizaki
patent: 5144167 (1992-09-01), McClintock
patent: 5229659 (1993-07-01), Sandhu
National Semiconductor Corporation
Sanders Andrew
Westin Edward P.
LandOfFree
Low power digital signal buffer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power digital signal buffer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power digital signal buffer circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-137839