Low power decimation system and method of deriving same

Details Low power decimation system and method of deriving same Low power decimation system and method of deriving same

2006-03-07

2006-03-07

Ngo, Chuong D. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07010557

ABSTRACT:
A decimation system comprising a plurality, L, of cascaded Finite Impulse Response (FIR) decimation filters. Each decimation filter has a transfer function of the form H(z)=(1+z−1)N, where N is an integer. Each FIR decimation filter performs decimation by a common factor I. The cascaded FIR decimation filters together achieve a decimation result substantially identical to that of an Nth-order CIC filter (that is, a CIC filter having N integrator stages) that performs decimation by a factor IL.

REFERENCES:
patent: 5268905 (1993-12-01), Soloff et al.
patent: 5596609 (1997-01-01), Genrich et al.
patent: 5880687 (1999-03-01), May et al.
patent: 5880973 (1999-03-01), Gray et al.
patent: 6233594 (2001-05-01), Tan et al.
patent: 6260053 (2001-07-01), Maulik et al.
patent: 6279019 (2001-08-01), Oh et al.
patent: 6532273 (2003-03-01), Mobin et al.
Brandt, B.P. and Wooley, B.A., “A Low-Power, Area Efficient Digital Filter for Decimation and Interpolation,”IEEE Journal of Solid-State Circuits, vol. 29, pp. 679-687, Jun. 1994.
Hogenauer, E.B., “An Economical Class of Digital Filters for Decimation and Interpolation,”IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. ASSP-29, No. 2, pp. 155-162, Apr. 1981.
Maulik, P.C. et al., A 16-Bit 250-kHz Delta-Sigma Modulator and Decimation Filter,IEEE Journal of Solid-State Circuits, vol. 35, No. 4, pp. 458-466, Apr. 2000.
Lin, K. et al., “Digital Filters for High Performance Audio Delta-sigma Analog-to-digital and Digital-to-analog conversions,”Proceedings of ICSP '96, pp. 59-63, 1996.
Crochiere, R.E. and Rabiner, L.R., “Interpolation and Decimation of Digital Signals—A Tutorial Review,”Proceedings of the IEEE, vol. 69, No. 3, pp. 300-331, Mar. 1981.
European Search Report from European Patent Appl. No. 03006956.1, 4 pages, dated Jan. 29, 2004.

Affiliated with

Also associated with

Rating

Low power decimation system and method of deriving same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power decimation system and method of deriving same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power decimation system and method of deriving same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3604420